From: Julia Koval Date: Fri, 16 Mar 2018 08:11:27 +0000 (+0100) Subject: Fix documentation for CLWB ISA. X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=057f9d20f193e883b8c4714c4444cd9513d0c187;p=gcc.git Fix documentation for CLWB ISA. gcc/ * doc/invoke.texi (Skylake Server): Add CLWB. Cannonlake): Remove CLWB. From-SVN: r258587 --- diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 57e92ac762a..9ed11727444 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,8 @@ +2018-03-16 Julia Koval + + * doc/invoke.texi (Skylake Server): Add CLWB. + Cannonlake): Remove CLWB. + 2018-03-16 Jakub Jelinek PR tree-optimization/84841 diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi index 8354d47bc8a..aca9c8dcebe 100644 --- a/gcc/doc/invoke.texi +++ b/gcc/doc/invoke.texi @@ -26550,14 +26550,14 @@ AVX5124VNNIW, AVX5124FMAPS and AVX512VPOPCNTDQ instruction set support. Intel Skylake Server CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, PKU, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA, BMI, BMI2, F16C, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVEC, XSAVES, AVX512F, -AVX512VL, AVX512BW, AVX512DQ and AVX512CD instruction set support. +CLWB, AVX512VL, AVX512BW, AVX512DQ and AVX512CD instruction set support. @item cannonlake Intel Cannonlake Server CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, PKU, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA, BMI, BMI2, F16C, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVEC, XSAVES, AVX512F, AVX512VL, AVX512BW, AVX512DQ, AVX512CD, AVX512VBMI, -AVX512IFMA, SHA, CLWB and UMIP instruction set support. +AVX512IFMA, SHA and UMIP instruction set support. @item icelake-client Intel Icelake Client CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2,