From: bugzilla-daemon <bugzilla-daemon@libre-soc.org>
Date: Tue, 9 Jun 2020 22:53:28 +0000 (+0000)
Subject: [libre-riscv-dev] [Bug 372] create cycle-accurate JIT-compiler-based processor simulator
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=0841dd311c42d83a43b4a8bf872dc1d603c06591;p=libre-riscv-dev.git

[libre-riscv-dev] [Bug 372] create cycle-accurate JIT-compiler-based processor simulator
---

diff --git a/50/d0e13005b742e3f06badca9b2f4f35a663d96a b/50/d0e13005b742e3f06badca9b2f4f35a663d96a
new file mode 100644
index 0000000..cba213f
--- /dev/null
+++ b/50/d0e13005b742e3f06badca9b2f4f35a663d96a
@@ -0,0 +1,82 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Tue, 09 Jun 2020 23:53:30 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+	by libre-soc.org with esmtp (Exim 4.89)
+	(envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+	id 1jin7Z-0006uC-H7; Tue, 09 Jun 2020 23:53:29 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-soc.org)
+ by libre-soc.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-soc.org>) id 1jin7X-0006u3-Su
+ for libre-riscv-dev@lists.libre-riscv.org; Tue, 09 Jun 2020 23:53:27 +0100
+From: bugzilla-daemon@libre-soc.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Tue, 09 Jun 2020 22:53:28 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: lkcl@lkcl.net
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: Low
+X-Bugzilla-Assigned-To: programmerjake@gmail.com
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: cc
+Message-ID: <bug-372-13-Bp6ZFTV5Xy@https.bugs.libre-soc.org/>
+In-Reply-To: <bug-372-13@https.bugs.libre-soc.org/>
+References: <bug-372-13@https.bugs.libre-soc.org/>
+X-Bugzilla-URL: https://bugs.libre-soc.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 372] create cycle-accurate
+ JIT-compiler-based processor simulator
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cHM6Ly9idWdzLmxpYnJlLXNvYy5vcmcvc2hvd19idWcuY2dpP2lkPTM3MgoKTHVrZSBLZW5u
+ZXRoIENhc3NvbiBMZWlnaHRvbiA8bGtjbEBsa2NsLm5ldD4gY2hhbmdlZDoKCiAgICAgICAgICAg
+V2hhdCAgICB8UmVtb3ZlZCAgICAgICAgICAgICAgICAgICAgIHxBZGRlZAotLS0tLS0tLS0tLS0t
+LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0t
+LS0tLS0tCiAgICAgICAgICAgICAgICAgQ0N8ICAgICAgICAgICAgICAgICAgICAgICAgICAgIHxs
+a2NsQGxrY2wubmV0CgotLS0gQ29tbWVudCAjMiBmcm9tIEx1a2UgS2VubmV0aCBDYXNzb24gTGVp
+Z2h0b24gPGxrY2xAbGtjbC5uZXQ+IC0tLQooSW4gcmVwbHkgdG8gSmFjb2IgTGlmc2hheSBmcm9t
+IGNvbW1lbnQgIzApCj4gVGhpcyBjb3VsZCBhbGxvdyBzaW11bGF0aW5nIG91ciBwcm9jZXNzb3Ig
+bW9kZWwgbXVjaCBmYXN0ZXIgdGhhbiBtb3N0IG90aGVyCj4gbWV0aG9kcy4KCnBlYXJwYyBhbHJl
+YWR5IGNvbnRhaW5zIGJvdGggYSBKSVQgYW5kIGEgY3ljbGUtYWNjdXJhdGUgbW9kZS4KdGhlcmUg
+aXMgYWxzbyBwb3dlci1nZW01IHdoaWNoIHdhcyByZWNlbnRseSB1cGRhdGVkIHRvIGJlIGNhcGFi
+bGUgb2YKcnVubmluZyBhIGxpbnV4IGtlcm5lbCAoYW5kIHRoZSA1MDBtYi9zZWMgbWVtb3J5IGxl
+YWsgZml4ZWQpLgoKYm90aCBvZiB0aGVzZSBhcmUgd3JpdHRlbiBpbiBjIC8gYysrIGFuZCBhcmUg
+ZXh0cmVtZWx5IGZhc3QuCgppcyB0aGVyZSBhIGNvbXBlbGxpbmcgcmVhc29uIHRvLCB1c2luZyBh
+biBhcHByb3ByaWF0ZSBjb2xsb3F1aWFsaXNtLAoicmVpbnZlbnQgdGhlIHdoZWVsPyIKCih0aGUg
+bWFpbiBwdXJwb3NlIG9mIGRlbGliZXJhdGVseSB3cml0aW5nIHRoZSBzaW11bGF0b3IgaW4gcHl0
+aG9uIHdhcyB0byBnZXQKIndvcmtpbmcga25vd2xlZGdlIiBoYW5kbGUgb24gUE9XRVI5IGludGVy
+bmFsczogaXQncyBzZXJ2ZWQgdGhhdApwdXJwb3NlIGV4dHJlbWVseSB3ZWxsLCBhbmQgYWxzbyB2
+ZXJ5IGRlbGliZXJhdGVseSB1c2VzIHRoZSBleGFjdCBzYW1lClBPV0VSIGluc3RydWN0aW9uIGRl
+Y29kZXIgYXMgdXNlZCBpbiB0aGUgaGFyZHdhcmUpCgotLSAKWW91IGFyZSByZWNlaXZpbmcgdGhp
+cyBtYWlsIGJlY2F1c2U6CllvdSBhcmUgb24gdGhlIENDIGxpc3QgZm9yIHRoZSBidWcuCl9fX19f
+X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpYnJlLXJpc2N2LWRl
+diBtYWlsaW5nIGxpc3QKbGlicmUtcmlzY3YtZGV2QGxpc3RzLmxpYnJlLXJpc2N2Lm9yZwpodHRw
+Oi8vbGlzdHMubGlicmUtcmlzY3Yub3JnL21haWxtYW4vbGlzdGluZm8vbGlicmUtcmlzY3YtZGV2
+Cg==
+