From: Clifford Wolf <clifford@clifford.at>
Date: Sun, 2 Feb 2014 12:30:49 +0000 (+0100)
Subject: presentation progress
X-Git-Tag: yosys-0.2.0~118
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=0f88e2869367966e6386cbe0b5e92ed028dae66c;p=yosys.git

presentation progress
---

diff --git a/manual/PRESENTATION_ExSyn.tex b/manual/PRESENTATION_ExSyn.tex
index 17830c6eb..3440bbf19 100644
--- a/manual/PRESENTATION_ExSyn.tex
+++ b/manual/PRESENTATION_ExSyn.tex
@@ -203,14 +203,6 @@ TBD
 
 %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 
-\subsection{Low-Level Synthesis}
-
-\begin{frame}{\subsecname}
-TBD
-\end{frame}
-
-%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
-
 \subsection{The ``techmap'' command}
 
 \begin{frame}{\subsecname}
diff --git a/manual/presentation.tex b/manual/presentation.tex
index bfd09a498..049980281 100644
--- a/manual/presentation.tex
+++ b/manual/presentation.tex
@@ -83,9 +83,27 @@
 \titlepage
 \end{frame}
 
-\setcounter{section}{-1}
-\section{Outline}
+\setcounter{section}{-2}
+
+\section{Abstract}
+\begin{frame}{Abstract}
+Yosys is the first full-featured open source software for Verilog HDL
+synthesis. It supports most of Verilog-2005 and is well tested with
+real-world designs from the ASIC and FPGA world.
+
+\bigskip
+Learn how to use Yosys to create your own custom synthesis flows and discover
+why open source HDL synthesis is important for researchers, hobbyists,
+educators and engineers alike.
 
+\bigskip
+This presentation covers basic concepts of Yosys, creating simple synthesis
+scripts, creating synthesis scripts for advanced applications, creating Yosys
+scripts for non-synthesis applications (such as formal equivialence checking)
+and writing extensions to Yosys using the C++ API.
+\end{frame}
+
+\section{Outline}
 \begin{frame}{Outline}
 Yosys is an Open Source Verilog synthesis tool, and more.