From: lkcl <lkcl@web>
Date: Fri, 8 May 2020 11:12:56 +0000 (+0100)
Subject: (no commit message)
X-Git-Tag: convert-csv-opcode-to-binary~2702
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=1e4a08ee6d80618a597ebc021fdca8b4f4f90e30;p=libreriscv.git

---

diff --git a/180nm_Oct2020/shakti/m_class/UART.mdwn b/180nm_Oct2020/shakti/m_class/UART.mdwn
new file mode 100644
index 000000000..8104e2117
--- /dev/null
+++ b/180nm_Oct2020/shakti/m_class/UART.mdwn
@@ -0,0 +1,7 @@
+# UART 16550
+
+Several pages on opencores, including:
+
+* <https://opencores.org/projects/uart16550> which has wishbone
+* <https://github.com/freecores/uart16550> freecores version (basically same as above)
+