From: Sean Cross <sean@xobs.io>
Date: Thu, 28 Jun 2018 01:24:34 +0000 (+0800)
Subject: vexriscv: verilog: pull debug-enabled verilog
X-Git-Tag: 24jan2021_ls180~1685^2~3
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=2024542a3c8d14c9daeb53c912cd0bda43f73abc;p=litex.git

vexriscv: verilog: pull debug-enabled verilog

The upstream vexriscv repo now generates both the current VexRiscv.v
softcore, as well as VexRiscv-Debug.v.  This -Debug varient exposes
their specialized debug bus that allows for attaching a modified version
of openocd.

Sync the litex repo with the upstream version to take advantage of debug
support.

Signed-off-by: Sean Cross <sean@xobs.io>
---

diff --git a/litex/soc/cores/cpu/vexriscv/verilog b/litex/soc/cores/cpu/vexriscv/verilog
index 4811a121..395c5ee2 160000
--- a/litex/soc/cores/cpu/vexriscv/verilog
+++ b/litex/soc/cores/cpu/vexriscv/verilog
@@ -1 +1 @@
-Subproject commit 4811a12127eef5dfaaa8df47a59e58a1e561b0eb
+Subproject commit 395c5ee2868ffbe36db290a4a4ec0eabc0f5c2b5