From: Gabe Black <gblack@eecs.umich.edu>
Date: Mon, 27 Aug 2007 03:29:09 +0000 (-0700)
Subject: Simple CPU: Don't trace instructions that fault. Otherwise they show up twice.
X-Git-Tag: m5_2.0_beta4~174
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=24bfda0fdf0d1f80726d8590dcd6a84d70134a53;p=gem5.git

Simple CPU: Don't trace instructions that fault. Otherwise they show up twice.

--HG--
extra : convert_revision : 4446d9544d58bdadbd24d8322bb63016a32aa2b8
---

diff --git a/src/cpu/simple/atomic.cc b/src/cpu/simple/atomic.cc
index 8a05d800e..234803be5 100644
--- a/src/cpu/simple/atomic.cc
+++ b/src/cpu/simple/atomic.cc
@@ -618,13 +618,17 @@ AtomicSimpleCPU::tick()
 
             preExecute();
 
-            if(curStaticInst)
-            {
+            if (curStaticInst) {
                 fault = curStaticInst->execute(this, traceData);
 
                 // keep an instruction count
                 if (fault == NoFault)
                     countInst();
+                else if (traceData) {
+                    // If there was a fault, we should trace this instruction.
+                    delete traceData;
+                    traceData = NULL;
+                }
 
                 postExecute();
             }
diff --git a/src/cpu/simple/timing.cc b/src/cpu/simple/timing.cc
index 046b2fe3b..1e1f43f7d 100644
--- a/src/cpu/simple/timing.cc
+++ b/src/cpu/simple/timing.cc
@@ -544,6 +544,10 @@ TimingSimpleCPU::completeIfetch(PacketPtr pkt)
                 // keep an instruction count
                 if (fault == NoFault)
                     countInst();
+            } else if (traceData) {
+                // If there was a fault, we shouldn't trace this instruction.
+                delete traceData;
+                traceData = NULL;
             }
 
             postExecute();
@@ -556,6 +560,11 @@ TimingSimpleCPU::completeIfetch(PacketPtr pkt)
         // keep an instruction count
         if (fault == NoFault)
             countInst();
+        else if (traceData) {
+            // If there was a fault, we shouldn't trace this instruction.
+            delete traceData;
+            traceData = NULL;
+        }
 
         postExecute();
         advanceInst(fault);
@@ -628,6 +637,11 @@ TimingSimpleCPU::completeDataAccess(PacketPtr pkt)
     // keep an instruction count
     if (fault == NoFault)
         countInst();
+    else if (traceData) {
+        // If there was a fault, we shouldn't trace this instruction.
+        delete traceData;
+        traceData = NULL;
+    }
 
     if (pkt->isRead() && pkt->isLocked()) {
         TheISA::handleLockedRead(thread, pkt->req);