From: Marcus Comstedt <marcus@mc.pp.se>
Date: Tue, 5 Jan 2021 21:50:37 +0000 (+0100)
Subject: RISC-V: Mention -mbig-endian and -mlittle-endian in doc
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=286d2f2cd79ef42dfd76de7f7ce046673848a02d;p=binutils-gdb.git

RISC-V: Mention -mbig-endian and -mlittle-endian in doc

gas/
    * doc/as.texi: Add -mlittle-endian and -mbig-endian to docs.
    * doc/c-riscv.texi: Likewise.
---

diff --git a/gas/ChangeLog b/gas/ChangeLog
index 4c500edaa87..33e6e3e66e0 100644
--- a/gas/ChangeLog
+++ b/gas/ChangeLog
@@ -1,3 +1,8 @@
+2021-01-06  Marcus Comstedt  <marcus@mc.pp.se>
+
+	* doc/as.texi: Add -mlittle-endian and -mbig-endian to docs.
+	* doc/c-riscv.texi: Likewise.
+
 2021-01-06  Marcus Comstedt  <marcus@mc.pp.se>
 
 	* testsuite/gas/riscv/li32.d: Accept bigriscv in addition
diff --git a/gas/doc/as.texi b/gas/doc/as.texi
index ac45967af8f..cf3597f8983 100644
--- a/gas/doc/as.texi
+++ b/gas/doc/as.texi
@@ -536,6 +536,7 @@ gcc(1), ld(1), and the Info entries for @file{binutils} and @file{ld}.
    [@b{-fpic}|@b{-fPIC}|@b{-fno-pic}]
    [@b{-march}=@var{ISA}]
    [@b{-mabi}=@var{ABI}]
+   [@b{-mlittle-endian}|@b{-mbig-endian}]
 @end ifset
 @ifset RL78
 
diff --git a/gas/doc/c-riscv.texi b/gas/doc/c-riscv.texi
index eedd83129e9..e945482b30f 100644
--- a/gas/doc/c-riscv.texi
+++ b/gas/doc/c-riscv.texi
@@ -99,6 +99,14 @@ read-only CSR can not be written by the CSR instructions.
 @cindex @samp{-mno-csr-check} option, RISC-V
 @item -mno-csr-check
 Don't do CSR checking.
+
+@cindex @samp{-mlittle-endian} option, RISC-V
+@item -mlittle-endian
+Generate code for a little endian machine.
+
+@cindex @samp{-mbig-endian} option, RISC-V
+@item -mbig-endian
+Generate code for a big endian machine.
 @end table
 @c man end