From: bugzilla-daemon <bugzilla-daemon@libre-soc.org>
Date: Tue, 9 Jun 2020 22:46:54 +0000 (+0000)
Subject: [libre-riscv-dev] [Bug 372] create cycle-accurate JIT-compiler-based processor simulator
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=2e0f41ce8cee4f0b6503465effbfa5e07302e9b5;p=libre-riscv-dev.git

[libre-riscv-dev] [Bug 372] create cycle-accurate JIT-compiler-based processor simulator
---

diff --git a/f4/e2c80d1872096f825c1549a805c486534a5c60 b/f4/e2c80d1872096f825c1549a805c486534a5c60
new file mode 100644
index 0000000..bbd260a
--- /dev/null
+++ b/f4/e2c80d1872096f825c1549a805c486534a5c60
@@ -0,0 +1,65 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Tue, 09 Jun 2020 23:46:56 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+	by libre-soc.org with esmtp (Exim 4.89)
+	(envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+	id 1jin1D-0006k0-VC; Tue, 09 Jun 2020 23:46:55 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-soc.org)
+ by libre-soc.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-soc.org>) id 1jin1C-0006jr-9T
+ for libre-riscv-dev@lists.libre-riscv.org; Tue, 09 Jun 2020 23:46:54 +0100
+From: bugzilla-daemon@libre-soc.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Tue, 09 Jun 2020 22:46:54 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: programmerjake@gmail.com
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: Low
+X-Bugzilla-Assigned-To: programmerjake@gmail.com
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: 
+Message-ID: <bug-372-13-Xpdij5XhlS@https.bugs.libre-soc.org/>
+In-Reply-To: <bug-372-13@https.bugs.libre-soc.org/>
+References: <bug-372-13@https.bugs.libre-soc.org/>
+X-Bugzilla-URL: https://bugs.libre-soc.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 372] create cycle-accurate
+ JIT-compiler-based processor simulator
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cHM6Ly9idWdzLmxpYnJlLXNvYy5vcmcvc2hvd19idWcuY2dpP2lkPTM3MgoKLS0tIENvbW1l
+bnQgIzEgZnJvbSBKYWNvYiBMaWZzaGF5IDxwcm9ncmFtbWVyamFrZUBnbWFpbC5jb20+IC0tLQp0
+aGlzIHdpbGwgbGlrZWx5IG5lZWQgdG8gaGFwcGVuIGFmdGVyIHRoZSBvY3RvYmVyIHRhcGVvdXQs
+IGlmIGF0IGFsbC4KCi0tIApZb3UgYXJlIHJlY2VpdmluZyB0aGlzIG1haWwgYmVjYXVzZToKWW91
+IGFyZSBvbiB0aGUgQ0MgbGlzdCBmb3IgdGhlIGJ1Zy4KX19fX19fX19fX19fX19fX19fX19fX19f
+X19fX19fX19fX19fX19fX19fX19fX18KbGlicmUtcmlzY3YtZGV2IG1haWxpbmcgbGlzdApsaWJy
+ZS1yaXNjdi1kZXZAbGlzdHMubGlicmUtcmlzY3Yub3JnCmh0dHA6Ly9saXN0cy5saWJyZS1yaXNj
+di5vcmcvbWFpbG1hbi9saXN0aW5mby9saWJyZS1yaXNjdi1kZXYK
+