From: Shriya Sharma <shriya@redsemiconductor.com>
Date: Tue, 26 Sep 2023 10:34:14 +0000 (+0100)
Subject: Added english language description, spaces and brackets for lwzux instruction
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=3eb3d6b28b11e951713033ac88146c701638e135;p=openpower-isa.git

Added english language description, spaces and brackets for lwzux instruction
---

diff --git a/openpower/isa/fixedload.mdwn b/openpower/isa/fixedload.mdwn
index 502e29c2..06299114 100644
--- a/openpower/isa/fixedload.mdwn
+++ b/openpower/isa/fixedload.mdwn
@@ -399,6 +399,16 @@ Pseudo-code:
     RT <- [0] * 32 || MEM(EA, 4)
     RA <- EA
 
+Description:
+
+    Let the effective address (EA) be the sum (RA)+ (RB).
+    The word in storage addressed by EA is loaded into
+    RT[32:63]. RT[0:31] are set to 0.
+
+    EA is placed into register RA.
+
+    If RA=0 or RA=RT, the instruction form is invalid.
+
 Special Registers Altered:
 
     None