From: lkcl Date: Sun, 18 Oct 2020 23:28:44 +0000 (+0100) Subject: (no commit message) X-Git-Tag: convert-csv-opcode-to-binary~2014 X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=4259e5c9dae42bb7e9bcc1937a6493cbe6427c06;p=libreriscv.git --- diff --git a/conferences.mdwn b/conferences.mdwn index 2356c9ba6..b12d3530a 100644 --- a/conferences.mdwn +++ b/conferences.mdwn @@ -25,3 +25,43 @@ * - Roberto PPC64 Notebook * + +## Why a Libre 3D CPU / GPU / VPU? + +* Study of SoCs (Allwinner, Rockchip, NXP) shows none are fully Libre + - Either GPU driver firmware is proprietary, or VPU firmware, or bootloader +* This causes customer product development issues + - https://tinyurl.com/valve-steam-intel +* Businesses are waking up to lack of transparency + - Intel Management Engine (spying backdoor co-processor) + - Spectre, Meltdown, CSME (Chain-of-Trust) issues +* Solution: full transparency. All source available for everything. + +## How is LibreSOC being developed? + +* Using Libre (rather than "open") development practices + - no "I'll release it when it's ready": all development is real-time public access +* No NDAs, no hidden discussions + - we can invite anyone (any expert) to help with review + - free to ask for help anywhere in the world (comp.arch, stackexchange) +* Using litex, nmigen, opencores HDL + - heavily depending on python OO (not possible with VHDL or Verilog) + - leap-frogging ahead by not reinventing the wheel + +## What is being developed? Roadmap + +* First simple core achieved in simulation Sep 2020 + - FPGA (ECP5) target followed shortly +* First silicon tape-out 180nm deadline 2nd Dec 2020 + - sponsored by NLnet, with help from Chips4Makers Libre Cell Libraries + - layout is entirely libre-licensed tools: coriolis2 from lip6.fr +* Next chip is "SBC" style quad-core + - similar spec to Allwinner A64, Rockchip RK3399 + - targets "Pi" boards, smartphones, tablets, Industrial IoT + +## Contact + +* Freenode IRC #libre-soc +* Website https://libre-soc.org + - mailing list, git repos, bugtracker etc. +