From: bugzilla-daemon <bugzilla-daemon@libre-soc.org>
Date: Wed, 20 May 2020 22:14:26 +0000 (+0000)
Subject: [libre-riscv-dev] [Bug 304] Define minimum viable interface set for 180nm ASIC
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=437e19488e934dc1b764ca55222a3d83885740bd;p=libre-riscv-dev.git

[libre-riscv-dev] [Bug 304] Define minimum viable interface set for 180nm ASIC
---

diff --git a/c2/4466031c211bc4bec0bbccb27882e84d4f67c2 b/c2/4466031c211bc4bec0bbccb27882e84d4f67c2
new file mode 100644
index 0000000..bc2b06b
--- /dev/null
+++ b/c2/4466031c211bc4bec0bbccb27882e84d4f67c2
@@ -0,0 +1,69 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Wed, 20 May 2020 23:14:29 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+	by libre-soc.org with esmtp (Exim 4.89)
+	(envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+	id 1jbWyq-0005bj-HD; Wed, 20 May 2020 23:14:28 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-soc.org)
+ by libre-soc.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-soc.org>) id 1jbWyo-0005bZ-3S
+ for libre-riscv-dev@lists.libre-riscv.org; Wed, 20 May 2020 23:14:26 +0100
+From: bugzilla-daemon@libre-soc.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Wed, 20 May 2020 22:14:26 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: lkcl@lkcl.net
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: lkcl@lkcl.net
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: 
+Message-ID: <bug-304-13-aItANyuFoa@https.bugs.libre-soc.org/>
+In-Reply-To: <bug-304-13@https.bugs.libre-soc.org/>
+References: <bug-304-13@https.bugs.libre-soc.org/>
+X-Bugzilla-URL: https://bugs.libre-soc.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 304] Define minimum viable interface set for
+ 180nm ASIC
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cHM6Ly9idWdzLmxpYnJlLXNvYy5vcmcvc2hvd19idWcuY2dpP2lkPTMwNAoKLS0tIENvbW1l
+bnQgIzYgZnJvbSBMdWtlIEtlbm5ldGggQ2Fzc29uIExlaWdodG9uIDxsa2NsQGxrY2wubmV0PiAt
+LS0KY29udmVyc2F0aW9uIG5vdGVzIGZyb20gVGltIChSYXB0b3IgRW5naW5lZXJpbmcpCgpwcmlv
+cml0eToKCiogMnggU1BJIG1hc3RlcgoqIDR4IEkyQyBtYXN0ZXIKKiAyeCBVQVJUCiogNHggTFBD
+IG1hc3RlcgoqIEVJTlQqIFNlcmlhbHNlZCBJUlEgKExQQywgZnJvbSBQQ0llKSAtIDE1IG9yIHNv
+IElSUXMsIHRoZXNlIGFyZQpQQz5QQ0llPk9wZW5Qb3dlciBtYXBwaW5ncwoKUXVhZCBTUEkgcmFw
+dG9yZW5naW5lZXJpbmcKTFBDIGJyaWRnZSBnaXRodWIgcmFwdG9yZW5naW5lZXJpbmcKfgoKLS0g
+CllvdSBhcmUgcmVjZWl2aW5nIHRoaXMgbWFpbCBiZWNhdXNlOgpZb3UgYXJlIG9uIHRoZSBDQyBs
+aXN0IGZvciB0aGUgYnVnLgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
+X19fX19fXwpsaWJyZS1yaXNjdi1kZXYgbWFpbGluZyBsaXN0CmxpYnJlLXJpc2N2LWRldkBsaXN0
+cy5saWJyZS1yaXNjdi5vcmcKaHR0cDovL2xpc3RzLmxpYnJlLXJpc2N2Lm9yZy9tYWlsbWFuL2xp
+c3RpbmZvL2xpYnJlLXJpc2N2LWRldgo=
+