From: Staf Verhaegen Date: Mon, 16 Mar 2020 11:00:34 +0000 (+0100) Subject: Re: [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=43b9440f8f85a8fadb15d760e16841905845b7e9;p=libre-riscv-dev.git Re: [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility --- diff --git a/13/b5e4b8b60eb6c9841f716f8b00a2e511e18f53 b/13/b5e4b8b60eb6c9841f716f8b00a2e511e18f53 new file mode 100644 index 0000000..4f33f62 --- /dev/null +++ b/13/b5e4b8b60eb6c9841f716f8b00a2e511e18f53 @@ -0,0 +1,110 @@ +Return-path: +Envelope-to: publicinbox@libre-riscv.org +Delivery-date: Mon, 16 Mar 2020 11:00:44 +0000 +Received: from localhost ([::1] helo=libre-riscv.org) + by libre-riscv.org with esmtp (Exim 4.89) + (envelope-from ) + id 1jDnUB-0008GZ-0J; Mon, 16 Mar 2020 11:00:43 +0000 +Received: from vps2.stafverhaegen.be ([85.10.201.15]) + by libre-riscv.org with esmtp (Exim 4.89) + (envelope-from ) id 1jDnU9-0008GT-Bb + for libre-riscv-dev@lists.libre-riscv.org; Mon, 16 Mar 2020 11:00:41 +0000 +Received: from hpdc7800 (hpdc7800 [10.0.0.1]) + by vps2.stafverhaegen.be (Postfix) with ESMTP id ADA1E11C0717 + for ; + Mon, 16 Mar 2020 12:00:40 +0100 (CET) +Message-ID: <64807f160c5a47a90787482c6989b3b6a21076b5.camel@fibraservi.eu> +From: Staf Verhaegen +To: libre-riscv-dev@lists.libre-riscv.org +Date: Mon, 16 Mar 2020 12:00:34 +0100 +In-Reply-To: <20200316112700.bef98590e39c27ae3b1cb63d@gmx.com> +References: <6AC4EFD4-AA30-42C7-855A-CE68A62F107F@gatech.edu> + + <20200315051018.svaw4aor7ifwn725@topoi.pooq.com> + + + + <1BB9EA49-275B-4365-963E-9FC21D574BB7@gatech.edu> + <16F24775-E25B-4E31-A1D4-145EB65FB1D8@gatech.edu> + + <75CA4609-370F-455E-A88D-50E3766D45D7@gatech.edu> + + <884F8FEE-60FF-4580-A2E7-8AAA40A6DB6B@gatech.edu> + + <20200316091420.15087a26fab1be3d5fc23953@gmx.com> + + <20200316112700.bef98590e39c27ae3b1cb63d@gmx.com> +Organization: FibraServi bvba +X-Mailer: Evolution 3.28.5 (3.28.5-5.el7) +Mime-Version: 1.0 +X-Content-Filtered-By: Mailman/MimeDel 2.1.23 +Subject: Re: [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture + feasibility +X-BeenThere: libre-riscv-dev@lists.libre-riscv.org +X-Mailman-Version: 2.1.23 +Precedence: list +List-Id: Libre-RISCV General Development + +List-Unsubscribe: , + +List-Archive: +List-Post: +List-Help: +List-Subscribe: , + +Reply-To: Libre-RISCV General Development + +Content-Type: multipart/mixed; boundary="===============6101105764784066556==" +Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org +Sender: "libre-riscv-dev" + + +--===============6101105764784066556== +Content-Type: multipart/signed; micalg="pgp-sha1"; protocol="application/pgp-signature"; + boundary="=-kPjvI6YDan7Z+MQtK3vG" + + +--=-kPjvI6YDan7Z+MQtK3vG +Content-Type: text/plain; charset="UTF-8" +Content-Transfer-Encoding: quoted-printable + +Lauri Kasanen schreef op ma 16-03-2020 om 11:27 [+0200]: +> On Mon, 16 Mar 2020 09:53:38 +0100Staf Verhaegen wro= +te: +> > Lauri Kasanen schreef op ma 16-03-2020 om 09:14 [+0200]: +> > > 486 and 586 patents had expired years ago, and we had Chinese 1 GHzim= +plementations of those (vortex86). Now they have 686 models, so Itake penti= +um pro patents are also up for use. +> >=20 +> > I think these were because Via had cross-patent license agreement with = +Intel. +>=20 +> DMP is not related to VIA. Via's C and Nano lines happened muchearlier, w= +ith the licensing. + +I stand corrected; it was SiS which did the first Vortex86 and sold that li= +ne to DM&P. + +Staf. + + + + +--=-kPjvI6YDan7Z+MQtK3vG-- + + + +--===============6101105764784066556== +Content-Type: text/plain; charset="utf-8" +MIME-Version: 1.0 +Content-Transfer-Encoding: base64 +Content-Disposition: inline + +X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGlicmUtcmlz +Y3YtZGV2IG1haWxpbmcgbGlzdApsaWJyZS1yaXNjdi1kZXZAbGlzdHMubGlicmUtcmlzY3Yub3Jn +Cmh0dHA6Ly9saXN0cy5saWJyZS1yaXNjdi5vcmcvbWFpbG1hbi9saXN0aW5mby9saWJyZS1yaXNj +di1kZXYK + +--===============6101105764784066556==-- + +