From: Mike Frysinger <vapier@gentoo.org>
Date: Mon, 7 Nov 2022 16:44:36 +0000 (+0700)
Subject: sim: riscv: add missing AC_MSG_RESULT call
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=4faede6126762a9704da4c79093cca15c15efafa;p=binutils-gdb.git

sim: riscv: add missing AC_MSG_RESULT call

Previous commit in here forgot to include this.
---

diff --git a/sim/configure b/sim/configure
index e25d60c0d90..1916e1d37f6 100755
--- a/sim/configure
+++ b/sim/configure
@@ -16279,6 +16279,8 @@ case $target in #(
   *) :
      ;;
 esac
+{ $as_echo "$as_me:${as_lineno-$LINENO}: result: $SIM_RISCV_BITSIZE" >&5
+$as_echo "$SIM_RISCV_BITSIZE" >&6; }
 
 
 { $as_echo "$as_me:${as_lineno-$LINENO}: checking whether sim rx should be cycle accurate" >&5
diff --git a/sim/riscv/acinclude.m4 b/sim/riscv/acinclude.m4
index 29dcaebc61d..0a421f4d4d5 100644
--- a/sim/riscv/acinclude.m4
+++ b/sim/riscv/acinclude.m4
@@ -18,4 +18,5 @@ AC_MSG_CHECKING([riscv bitsize])
 SIM_RISCV_BITSIZE=64
 AS_CASE([$target],
 	[riscv32*], [SIM_RISCV_BITSIZE=32])
+AC_MSG_RESULT([$SIM_RISCV_BITSIZE])
 AC_SUBST(SIM_RISCV_BITSIZE)