From: Mike Frysinger Date: Mon, 24 Jun 2013 01:44:55 +0000 (+0000) Subject: sim: bfin: speed up all insn testcases slightly X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=531d5282c0dda68c4618e0353157e61723334711;p=binutils-gdb.git sim: bfin: speed up all insn testcases slightly The main body of the "all insn" test is executed once per tested insn, and we test millions of insns here. Any shrinkage we can do in this loop will speed things up nicely (since it's multiplied per tested insn). To that end, simplify the end-of-table test into one less insn, and omit the SSYNC when we build for the sim. When we build to run on the hardware, this insn matters, but the sim doesn't have write store buffers in the chip that might get in the way (memory writes are atomic). --- diff --git a/sim/testsuite/sim/bfin/ChangeLog b/sim/testsuite/sim/bfin/ChangeLog index ddcce86c996..11a307285f0 100644 --- a/sim/testsuite/sim/bfin/ChangeLog +++ b/sim/testsuite/sim/bfin/ChangeLog @@ -1,3 +1,8 @@ +2013-06-23 Mike Frysinger + + * se_allopcodes.h (_match): Simplify register test to one less insn. + Omit the SSYNC insn when compiling for the sim. + 2013-06-23 Mike Frysinger * testutils.inc: Trim trailing whitespace. diff --git a/sim/testsuite/sim/bfin/se_allopcodes.h b/sim/testsuite/sim/bfin/se_allopcodes.h index 8f961259abf..796d5c4e62b 100644 --- a/sim/testsuite/sim/bfin/se_allopcodes.h +++ b/sim/testsuite/sim/bfin/se_allopcodes.h @@ -102,8 +102,7 @@ _match: se_all_load_table /* is this the end of the table? */ - R4 = 0; - CC = R4 == R7; + CC = R7 == 0; IF CC jump _new_instruction; /* is the opcode (R0) greater than the 2nd entry in the table (R6) */ @@ -168,8 +167,10 @@ _legal_instruction: _next_instruction: se_all_next_insn +.ifdef BFIN_JTAG /* Make sure the opcode isn't in a write buffer */ SSYNC; +.endif R1 = P5; RETX = R1;