From: Christophe Lyon Date: Fri, 19 Jun 2015 13:42:22 +0000 (+0000) Subject: 2015-06-19 Christophe Lyon X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=650c3cc47767ace889b6961562d7410186568e44;p=gcc.git 2015-06-19 Christophe Lyon * gcc.target/aarch64/advsimd-intrinsics/arm-neon-ref.h (_ARM_FPSCR): Add FZ field. (clean_results): Force FZ=1 on AArch64. * gcc.target/aarch64/advsimd-intrinsics/vrecpe.c: New file. From-SVN: r224650 --- diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index c7d636b0465..9764d6da08b 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,10 @@ +2015-06-19 Christophe Lyon + + * gcc.target/aarch64/advsimd-intrinsics/arm-neon-ref.h + (_ARM_FPSCR): Add FZ field. + (clean_results): Force FZ=1 on AArch64. + * gcc.target/aarch64/advsimd-intrinsics/vrecpe.c: New file. + 2015-06-19 Christophe Lyon * gcc.target/aarch64/pr62308.c: New test. diff --git a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/arm-neon-ref.h b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/arm-neon-ref.h index 1742e996418..4e728d5572c 100644 --- a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/arm-neon-ref.h +++ b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/arm-neon-ref.h @@ -235,7 +235,8 @@ extern ARRAY(expected, hfloat, 64, 2); typedef union { struct { - int _xxx:25; + int _xxx:24; + unsigned int FZ:1; unsigned int DN:1; unsigned int AHP:1; unsigned int QC:1; @@ -258,7 +259,8 @@ typedef union { unsigned int QC:1; unsigned int AHP:1; unsigned int DN:1; - int _dnm:25; + unsigned int FZ:1; + int _dnm:24; } b; unsigned int word; } _ARM_FPSCR; @@ -395,10 +397,15 @@ static void clean_results (void) #if defined(__aarch64__) /* On AArch64, make sure to return DefaultNaN to have the same results as on AArch32. */ - _ARM_FPSCR _afpscr_for_dn; - asm volatile ("mrs %0,fpcr" : "=r" (_afpscr_for_dn)); - _afpscr_for_dn.b.DN = 1; - asm volatile ("msr fpcr,%0" : : "r" (_afpscr_for_dn)); + _ARM_FPSCR _afpscr; + asm volatile ("mrs %0,fpcr" : "=r" (_afpscr)); + _afpscr.b.DN = 1; + + /* On AArch64, make sure to flush to zero by default, as on + AArch32. */ + _afpscr.b.FZ = 1; + + asm volatile ("msr fpcr,%0" : : "r" (_afpscr)); #endif } diff --git a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrecpe.c b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrecpe.c new file mode 100644 index 00000000000..55b45b7a3b9 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrecpe.c @@ -0,0 +1,154 @@ +#include +#include "arm-neon-ref.h" +#include "compute-ref-data.h" +#include + +/* Expected results with positive input. */ +VECT_VAR_DECL(expected_positive,uint,32,2) [] = { 0xffffffff, 0xffffffff }; +VECT_VAR_DECL(expected_positive,uint,32,4) [] = { 0xbf000000, 0xbf000000, + 0xbf000000, 0xbf000000 }; +VECT_VAR_DECL(expected_positive,hfloat,32,2) [] = { 0x3f068000, 0x3f068000 }; +VECT_VAR_DECL(expected_positive,hfloat,32,4) [] = { 0x3c030000, 0x3c030000, + 0x3c030000, 0x3c030000 }; + +/* Expected results with negative input. */ +VECT_VAR_DECL(expected_negative,uint,32,2) [] = { 0x80000000, 0x80000000 }; +VECT_VAR_DECL(expected_negative,uint,32,4) [] = { 0xee800000, 0xee800000, + 0xee800000, 0xee800000 }; +VECT_VAR_DECL(expected_negative,hfloat,32,2) [] = { 0xbdcc8000, 0xbdcc8000 }; +VECT_VAR_DECL(expected_negative,hfloat,32,4) [] = { 0xbc030000, 0xbc030000, + 0xbc030000, 0xbc030000 }; + +/* Expected results with FP special values (NaN, infinity). */ +VECT_VAR_DECL(expected_fp1,hfloat,32,2) [] = { 0x7fc00000, 0x7fc00000 }; +VECT_VAR_DECL(expected_fp1,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 }; + +/* Expected results with FP special values (zero, large value). */ +VECT_VAR_DECL(expected_fp2,hfloat,32,2) [] = { 0x7f800000, 0x7f800000 }; +VECT_VAR_DECL(expected_fp2,hfloat,32,4) [] = { 0x0, 0x0, 0x0, 0x0 }; + +/* Expected results with FP special values (-0, -infinity). */ +VECT_VAR_DECL(expected_fp3,hfloat,32,2) [] = { 0xff800000, 0xff800000 }; +VECT_VAR_DECL(expected_fp3,hfloat,32,4) [] = { 0x80000000, 0x80000000, + 0x80000000, 0x80000000 }; + +/* Expected results with FP special large negative value. */ +VECT_VAR_DECL(expected_fp4,hfloat,32,2) [] = { 0x80000000, 0x80000000 }; + +#define TEST_MSG "VRECPE/VRECPEQ" +void exec_vrecpe(void) +{ + int i; + + /* Basic test: y=vrecpe(x), then store the result. */ +#define TEST_VRECPE(Q, T1, T2, W, N) \ + VECT_VAR(vector_res, T1, W, N) = \ + vrecpe##Q##_##T2##W(VECT_VAR(vector, T1, W, N)); \ + vst1##Q##_##T2##W(VECT_VAR(result, T1, W, N), \ + VECT_VAR(vector_res, T1, W, N)) + + /* No need for 64 bits variants. */ + DECL_VARIABLE(vector, uint, 32, 2); + DECL_VARIABLE(vector, uint, 32, 4); + DECL_VARIABLE(vector, float, 32, 2); + DECL_VARIABLE(vector, float, 32, 4); + + DECL_VARIABLE(vector_res, uint, 32, 2); + DECL_VARIABLE(vector_res, uint, 32, 4); + DECL_VARIABLE(vector_res, float, 32, 2); + DECL_VARIABLE(vector_res, float, 32, 4); + + clean_results (); + + /* Choose init value arbitrarily, positive. */ + VDUP(vector, , uint, u, 32, 2, 0x12345678); + VDUP(vector, , float, f, 32, 2, 1.9f); + VDUP(vector, q, uint, u, 32, 4, 0xABCDEF10); + VDUP(vector, q, float, f, 32, 4, 125.0f); + + /* Apply the operator. */ + TEST_VRECPE(, uint, u, 32, 2); + TEST_VRECPE(, float, f, 32, 2); + TEST_VRECPE(q, uint, u, 32, 4); + TEST_VRECPE(q, float, f, 32, 4); + +#define CMT " (positive input)" + CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_positive, CMT); + CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_positive, CMT); + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_positive, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_positive, CMT); + + /* Choose init value arbitrarily,negative. */ + VDUP(vector, , uint, u, 32, 2, 0xFFFFFFFF); + VDUP(vector, , float, f, 32, 2, -10.0f); + VDUP(vector, q, uint, u, 32, 4, 0x89081234); + VDUP(vector, q, float, f, 32, 4, -125.0f); + + /* Apply the operator. */ + TEST_VRECPE(, uint, u, 32, 2); + TEST_VRECPE(, float, f, 32, 2); + TEST_VRECPE(q, uint, u, 32, 4); + TEST_VRECPE(q, float, f, 32, 4); + +#undef CMT +#define CMT " (negative input)" + CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected_negative, CMT); + CHECK(TEST_MSG, uint, 32, 4, PRIx32, expected_negative, CMT); + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_negative, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_negative, CMT); + + /* Test FP variants with special input values (NaN, infinity). */ + VDUP(vector, , float, f, 32, 2, NAN); + VDUP(vector, q, float, f, 32, 4, HUGE_VALF); + + /* Apply the operator. */ + TEST_VRECPE(, float, f, 32, 2); + TEST_VRECPE(q, float, f, 32, 4); + +#undef CMT +#define CMT " FP special (NaN, infinity)" + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_fp1, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_fp1, CMT); + + /* Test FP variants with special input values (zero, large value). */ + VDUP(vector, , float, f, 32, 2, 0.0f); + VDUP(vector, q, float, f, 32, 4, 8.97229e37f /*9.0e37f*/); + + /* Apply the operator. */ + TEST_VRECPE(, float, f, 32, 2); + TEST_VRECPE(q, float, f, 32, 4); + +#undef CMT +#define CMT " FP special (zero, large value)" + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_fp2, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_fp2, CMT); + + /* Test FP variants with special input values (-0, -infinity). */ + VDUP(vector, , float, f, 32, 2, -0.0f); + VDUP(vector, q, float, f, 32, 4, -HUGE_VALF); + + /* Apply the operator. */ + TEST_VRECPE(, float, f, 32, 2); + TEST_VRECPE(q, float, f, 32, 4); + +#undef CMT +#define CMT " FP special (-0, -infinity)" + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_fp3, CMT); + CHECK_FP(TEST_MSG, float, 32, 4, PRIx32, expected_fp3, CMT); + + /* Test FP variants with special input values (large negative value). */ + VDUP(vector, , float, f, 32, 2, -9.0e37f); + + /* Apply the operator. */ + TEST_VRECPE(, float, f, 32, 2); + +#undef CMT +#define CMT " FP special (large negative value)" + CHECK_FP(TEST_MSG, float, 32, 2, PRIx32, expected_fp4, CMT); +} + +int main (void) +{ + exec_vrecpe (); + return 0; +}