From: bugzilla-daemon <bugzilla-daemon@libre-soc.org>
Date: Sun, 7 Jun 2020 22:48:48 +0000 (+0000)
Subject: [libre-riscv-dev] [Bug 368] Need one example unit test of how to run some assembly... 
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=6d0df3a0e4fce8ae1203c2206953a938f0b3d11c;p=libre-riscv-dev.git

[libre-riscv-dev] [Bug 368] Need one example unit test of how to run some assembly code "qemu vs simulator" rather than "qemu vs hardware"
---

diff --git a/06/483c253fbf5ccb558e258b9b2204f8b6d89927 b/06/483c253fbf5ccb558e258b9b2204f8b6d89927
new file mode 100644
index 0000000..ac71893
--- /dev/null
+++ b/06/483c253fbf5ccb558e258b9b2204f8b6d89927
@@ -0,0 +1,67 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Sun, 07 Jun 2020 23:48:50 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+	by libre-soc.org with esmtp (Exim 4.89)
+	(envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+	id 1ji45x-0005ND-UQ; Sun, 07 Jun 2020 23:48:49 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-soc.org)
+ by libre-soc.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-soc.org>) id 1ji45w-0005N3-4z
+ for libre-riscv-dev@lists.libre-riscv.org; Sun, 07 Jun 2020 23:48:48 +0100
+From: bugzilla-daemon@libre-soc.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Sun, 07 Jun 2020 22:48:48 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Formal Verification
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: mtnolan2640@gmail.com
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: lkcl@lkcl.net
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: 
+Message-ID: <bug-368-13-L0YjBIMojZ@https.bugs.libre-soc.org/>
+In-Reply-To: <bug-368-13@https.bugs.libre-soc.org/>
+References: <bug-368-13@https.bugs.libre-soc.org/>
+X-Bugzilla-URL: https://bugs.libre-soc.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 368] Need one example unit test of how to
+ run some assembly code "qemu vs simulator" rather than "qemu vs hardware"
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cHM6Ly9idWdzLmxpYnJlLXNvYy5vcmcvc2hvd19idWcuY2dpP2lkPTM2OAoKLS0tIENvbW1l
+bnQgIzQgZnJvbSBNaWNoYWVsIE5vbGFuIDxtdG5vbGFuMjY0MEBnbWFpbC5jb20+IC0tLQpPaCwg
+c2luY2UgdGhlIGFjdHVhbCBkZWJ1ZyBpbnRlcmZhY2UgdXNlcyBnZGIgYW5kIGhhcyBub3RoaW5n
+IHRvIGRvIHdpdGggcWVtdSwKaXQgbWlnaHQgYmUgcG9zc2libGUgdG8gcnVuIHRoZSBnZW5lcmF0
+ZWQgcHJvZ3JhbXMgdW5kZXIgZ2RiIG9uIHBvd2VyIGhhcmR3YXJlLgoKLS0gCllvdSBhcmUgcmVj
+ZWl2aW5nIHRoaXMgbWFpbCBiZWNhdXNlOgpZb3UgYXJlIG9uIHRoZSBDQyBsaXN0IGZvciB0aGUg
+YnVnLgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaWJy
+ZS1yaXNjdi1kZXYgbWFpbGluZyBsaXN0CmxpYnJlLXJpc2N2LWRldkBsaXN0cy5saWJyZS1yaXNj
+di5vcmcKaHR0cDovL2xpc3RzLmxpYnJlLXJpc2N2Lm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpYnJl
+LXJpc2N2LWRldgo=
+