From: Andrey Miroshnikov <andrey@technepisteme.xyz>
Date: Wed, 23 Aug 2023 21:29:06 +0000 (+0000)
Subject: Update ongoing grant discussion
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=78cf4f142c92f45df8e8dd524e40e5b526b6e4e1;p=libreriscv.git

Update ongoing grant discussion
---

diff --git a/nlnet_2022_ongoing/discussion.mdwn b/nlnet_2022_ongoing/discussion.mdwn
index a0391b4ae..dda5edc4e 100644
--- a/nlnet_2022_ongoing/discussion.mdwn
+++ b/nlnet_2022_ongoing/discussion.mdwn
@@ -44,6 +44,10 @@ Cesar likely do the former, Jacob could do the latter.
 * Create the framework for testing (or choose existing)
 * Add specialisation for pypowersim, microwatt (verilator), FPGA.
 * Cavatools out of scope.
+* Builds on top of <https://git.libre-soc.org/?p=openpower-isa.git;a=blob;f=src/openpower/test/state.py;hb=c23202498ae30addf04ab4c1e0d7262cc825cd45>?
+* Initially pypowersim tested against qemu, then FPGA.
+* For Simple-V/SVP64 only pypowersim implementation right now.
+SoC HDL has small subset of SVP64.
 
 
 ### Automated method for removing non-MOU things