From: bugzilla-daemon <bugzilla-daemon@libre-riscv.org>
Date: Tue, 24 Mar 2020 14:24:22 +0000 (+0000)
Subject: [libre-riscv-dev] [Bug 72] verilog to nmigen converter (full or partial) needed
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=7d8b118530e8f3f0b464caeb89274f08cb22df4d;p=libre-riscv-dev.git

[libre-riscv-dev] [Bug 72] verilog to nmigen converter (full or partial) needed
---

diff --git a/78/9a8c2cdbe77cb6d8269e3fee93055c8fb672c9 b/78/9a8c2cdbe77cb6d8269e3fee93055c8fb672c9
new file mode 100644
index 0000000..b31100e
--- /dev/null
+++ b/78/9a8c2cdbe77cb6d8269e3fee93055c8fb672c9
@@ -0,0 +1,69 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Tue, 24 Mar 2020 14:24:24 +0000
+Received: from localhost ([::1] helo=libre-riscv.org)
+	by libre-riscv.org with esmtp (Exim 4.89)
+	(envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+	id 1jGkTf-0003Zd-KC; Tue, 24 Mar 2020 14:24:23 +0000
+Received: from localhost ([127.0.0.1] helo=bugs.libre-riscv.org)
+ by libre-riscv.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-riscv.org>) id 1jGkTd-0003ZN-Uj
+ for libre-riscv-dev@lists.libre-riscv.org; Tue, 24 Mar 2020 14:24:22 +0000
+From: bugzilla-daemon@libre-riscv.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Tue, 24 Mar 2020 14:24:22 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: lkcl@lkcl.net
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: hacks2019@platen-software.de
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: 
+Message-ID: <bug-72-13-wAMUuiO20O@http.bugs.libre-riscv.org/>
+In-Reply-To: <bug-72-13@http.bugs.libre-riscv.org/>
+References: <bug-72-13@http.bugs.libre-riscv.org/>
+X-Bugzilla-URL: http://bugs.libre-riscv.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 72] verilog to nmigen converter (full or
+ partial) needed
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cDovL2J1Z3MubGlicmUtcmlzY3Yub3JnL3Nob3dfYnVnLmNnaT9pZD03MgoKLS0tIENvbW1l
+bnQgIzIyIGZyb20gTHVrZSBLZW5uZXRoIENhc3NvbiBMZWlnaHRvbiA8bGtjbEBsa2NsLm5ldD4g
+LS0tCmFub3RoZXIgY291cGxlIG9mIHBpZWNlcyBvZiBjb2RlIHdoaWNoIG5lZWQgInBhcmFtZXRl
+cmlzYXRpb24iOgpodHRwczovL2FzY3NsYWIub3JnL3Jlc2VhcmNoL2JyaXNjdi9pbmRleC5odG1s
+CgpMMWNhY2hlLnYgYW5kIEx4Y2FjaGUudiAtIHRoZSBjYWNoZS1jb2hlcmVuY2UgcHJvdG9jb2wg
+dXNlZCB0aGVyZQpsb29rcyBwYXJ0aWN1bGFybHkgZ29vZCwgYW5kIGl0IHdvdWxkIGJlIG5pY2Ug
+dG8gYmUgYWJsZSB0byBzZWUKdGhpcyBjb2RlIGluIG5taWdlbgoKLS0gCllvdSBhcmUgcmVjZWl2
+aW5nIHRoaXMgbWFpbCBiZWNhdXNlOgpZb3UgYXJlIG9uIHRoZSBDQyBsaXN0IGZvciB0aGUgYnVn
+LgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaWJyZS1y
+aXNjdi1kZXYgbWFpbGluZyBsaXN0CmxpYnJlLXJpc2N2LWRldkBsaXN0cy5saWJyZS1yaXNjdi5v
+cmcKaHR0cDovL2xpc3RzLmxpYnJlLXJpc2N2Lm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpYnJlLXJp
+c2N2LWRldgo=
+