From: Luke Kenneth Casson Leighton <lkcl@lkcl.net>
Date: Mon, 29 Jun 2020 15:03:56 +0000 (+0100)
Subject: sort out syntax errors in div
X-Git-Tag: div_pipeline~198
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=8cc95f83fe437f4ac1eb5ebe57265bed30c0078c;p=soc.git

sort out syntax errors in div
---

diff --git a/src/soc/fu/div/pipe_data.py b/src/soc/fu/div/pipe_data.py
index 0b34a297..fcaa7341 100644
--- a/src/soc/fu/div/pipe_data.py
+++ b/src/soc/fu/div/pipe_data.py
@@ -1,15 +1,24 @@
 from nmigen import Signal, Const
 from soc.fu.pipe_data import IntegerData
 from soc.fu.alu.pipe_data import ALUOutputData, CommonPipeSpec
-from soc.fu.alu.pipe_data import ALUInputData  # TODO: check this
 from soc.fu.logical.logical_input_record import CompLogicalOpSubset
 from ieee754.div_rem_sqrt_rsqrt.core import (
     DivPipeCoreConfig, DivPipeCoreInputData,
     DivPipeCoreInterstageData, DivPipeCoreOutputData)
 
 
-class DivPipeSpec(CommonPipeSpec):
-    regspec = (ALUInputData.regspec, ALUOutputData.regspec)
+class DIVInputData(IntegerData):
+    regspec = [('INT', 'ra', '0:63'), # RA
+               ('INT', 'rb', '0:63'), # RB/immediate
+               ('XER', 'xer_so', '32'),] # XER bit 32: SO
+    def __init__(self, pspec):
+        super().__init__(pspec, False)
+        # convenience
+        self.a, self.b = self.ra, self.rb
+
+
+class DIVPipeSpec(CommonPipeSpec):
+    regspec = (DIVInputData.regspec, ALUOutputData.regspec)
     opsubsetkls = CompLogicalOpSubset
     core_config = DivPipeCoreConfig(
         bit_width=64,
@@ -18,7 +27,7 @@ class DivPipeSpec(CommonPipeSpec):
     )
 
 
-class CoreBaseData(ALUInputData):
+class CoreBaseData(DIVInputData):
     def __init__(self, pspec, core_data_class):
         super().__init__(pspec)
         self.core = core_data_class(pspec.core_config)
diff --git a/src/soc/fu/div/pipeline.py b/src/soc/fu/div/pipeline.py
index c503f14b..d0b247d5 100644
--- a/src/soc/fu/div/pipeline.py
+++ b/src/soc/fu/div/pipeline.py
@@ -37,7 +37,7 @@ class DivStagesEnd(PipeModBaseChain):
         return [core_final, div_out, alu_out]
 
 
-class DivPipe(ControlBase):
+class DIVBasePipe(ControlBase):
     def __init__(self, pspec, compute_steps_per_stage=2):
         ControlBase.__init__(self)
         self.pipe_start = DivStagesStart(pspec)
diff --git a/src/soc/fu/div/setup_stage.py b/src/soc/fu/div/setup_stage.py
index 6da1d733..79d170b2 100644
--- a/src/soc/fu/div/setup_stage.py
+++ b/src/soc/fu/div/setup_stage.py
@@ -3,7 +3,7 @@
 
 from nmigen import (Module, Signal, Cat, Repl, Mux, Const, Array)
 from nmutil.pipemodbase import PipeModBase
-from soc.fu.logical.pipe_data import LogicalInputData
+from soc.fu.div.pipe_data import DIVInputData
 from soc.fu.alu.pipe_data import ALUOutputData
 from ieee754.part.partsig import PartitionedSignal
 from soc.decoder.power_enums import InternalOp
@@ -23,7 +23,7 @@ class DivSetupStage(PipeModBase):
         self.abs_dividend = Signal(64)
 
     def ispec(self):
-        return LogicalInputData(self.pspec)
+        return DIVInputData(self.pspec)
 
     def ospec(self):
         return CoreInputData(self.pspec)
@@ -32,14 +32,13 @@ class DivSetupStage(PipeModBase):
         m = Module()
         comb = m.d.comb
         op, a, b = self.i.ctx.op, self.i.a, self.i.b
-        core_input_data = self.o.core
+        core_o = self.o.core
         dividend_neg = self.o.dividend_neg
         divisor_neg = self.o.divisor_neg
-        dividend_in = core_input_data.dividend
-        divisor_in = core_input_data.divisor_radicand
+        dividend_o = core_o.dividend
+        divisor_o = core_o.divisor_radicand
 
-        comb += core_input_data.operation.eq(
-            int(DivPipeCoreOperation.UDivRem))
+        comb += core_o.operation.eq(int(DivPipeCoreOperation.UDivRem))
 
         comb += dividend_neg.eq(Mux(op.is_32bit, a[31], a[63]) & op.is_signed)
         comb += divisor_neg.eq(Mux(op.is_32bit, b[31], b[63]) & op.is_signed)
@@ -59,11 +58,11 @@ class DivSetupStage(PipeModBase):
             & (op.insn_type == InternalOp.OP_DIVE))
 
         with m.If(op.is_32bit):
-            comb += divisor_in.eq(self.abs_divisor[0:32])
+            comb += divisor_o.eq(self.abs_divisor[0:32])
         with m.Else():
-            comb += divisor_in.eq(self.abs_divisor[0:64])
+            comb += divisor_o.eq(self.abs_divisor[0:64])
 
-        comb += self.o.div_by_zero.eq(self.divisor_in == 0)
+        comb += self.o.div_by_zero.eq(divisor_o == 0)
 
         ##########################
         # main switch for DIV
@@ -71,22 +70,22 @@ class DivSetupStage(PipeModBase):
         with m.Switch(op.insn_type):
             with m.Case(InternalOp.OP_DIV, InternalOp.OP_MOD):
                 with m.If(op.is_32bit):
-                    comb += dividend_in.eq(self.abs_dividend[0:32])
+                    comb += dividend_o.eq(self.abs_dividend[0:32])
                 with m.Else():
-                    comb += dividend_in.eq(self.abs_dividend[0:64])
+                    comb += dividend_o.eq(self.abs_dividend[0:64])
             with m.Case(InternalOp.OP_DIVE):
                 with m.If(op.is_32bit):
-                    comb += dividend_in.eq(self.abs_dividend[0:32] << 32)
+                    comb += dividend_o.eq(self.abs_dividend[0:32] << 32)
                 with m.Else():
-                    comb += dividend_in.eq(self.abs_dividend[0:64] << 64)
+                    comb += dividend_o.eq(self.abs_dividend[0:64] << 64)
 
         ###### sticky overflow and context, both pass-through #####
 
-        comb += self.o.xer_so.data.eq(self.i.xer_so)
+        comb += self.o.xer_so.eq(self.i.xer_so)
         comb += self.o.ctx.eq(self.i.ctx)
 
-        # pass through op
+        # pass through core data
 
-        comb += self.o.op.eq(op)
+        comb += self.o.core.eq(core_o)
 
         return m