From: bugzilla-daemon <bugzilla-daemon@libre-riscv.org>
Date: Mon, 16 Mar 2020 09:59:04 +0000 (+0000)
Subject: [libre-riscv-dev] [Bug 241] OpenPOWER SImulation is needed of standards
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=9054a8b7f78d52873f21a5c54066ac363e29cad0;p=libre-riscv-dev.git

[libre-riscv-dev] [Bug 241] OpenPOWER SImulation is needed of standards
---

diff --git a/a5/f076f91f447e46a28da3cfb809aa17b08777ac b/a5/f076f91f447e46a28da3cfb809aa17b08777ac
new file mode 100644
index 0000000..c242cd5
--- /dev/null
+++ b/a5/f076f91f447e46a28da3cfb809aa17b08777ac
@@ -0,0 +1,65 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Mon, 16 Mar 2020 09:59:06 +0000
+Received: from localhost ([::1] helo=libre-riscv.org)
+	by libre-riscv.org with esmtp (Exim 4.89)
+	(envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+	id 1jDmWX-0007sp-4W; Mon, 16 Mar 2020 09:59:05 +0000
+Received: from localhost ([127.0.0.1] helo=bugs.libre-riscv.org)
+ by libre-riscv.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-riscv.org>) id 1jDmWV-0007sd-RZ
+ for libre-riscv-dev@lists.libre-riscv.org; Mon, 16 Mar 2020 09:59:03 +0000
+From: bugzilla-daemon@libre-riscv.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Mon, 16 Mar 2020 09:59:04 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: lkcl@lkcl.net
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: lkcl@lkcl.net
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: 
+Message-ID: <bug-241-13-w7rPsBqN4n@http.bugs.libre-riscv.org/>
+In-Reply-To: <bug-241-13@http.bugs.libre-riscv.org/>
+References: <bug-241-13@http.bugs.libre-riscv.org/>
+X-Bugzilla-URL: http://bugs.libre-riscv.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 241] OpenPOWER SImulation is needed of
+ standards
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cDovL2J1Z3MubGlicmUtcmlzY3Yub3JnL3Nob3dfYnVnLmNnaT9pZD0yNDEKCi0tLSBDb21t
+ZW50ICM4IGZyb20gTHVrZSBLZW5uZXRoIENhc3NvbiBMZWlnaHRvbiA8bGtjbEBsa2NsLm5ldD4g
+LS0tCnRoYW5rcyB0byBodWdoLCBoZSBwb2ludGVkIG1lIGluIHRoZSBkaXJlY3Rpb24gb2YgdGhp
+czoKaHR0cHM6Ly9naXRodWIuY29tL3Bvd2VyLWdlbTUKCml0IHdvcmtzIGhvd2V2ZXIgaXQgbGVh
+a3MgbWVtb3J5IGxpa2UgYSBzaWV2ZQoKLS0gCllvdSBhcmUgcmVjZWl2aW5nIHRoaXMgbWFpbCBi
+ZWNhdXNlOgpZb3UgYXJlIG9uIHRoZSBDQyBsaXN0IGZvciB0aGUgYnVnLgpfX19fX19fX19fX19f
+X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaWJyZS1yaXNjdi1kZXYgbWFpbGlu
+ZyBsaXN0CmxpYnJlLXJpc2N2LWRldkBsaXN0cy5saWJyZS1yaXNjdi5vcmcKaHR0cDovL2xpc3Rz
+LmxpYnJlLXJpc2N2Lm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpYnJlLXJpc2N2LWRldgo=