From: Erik Hallnor <ehallnor@umich.edu>
Date: Thu, 9 Oct 2003 20:56:48 +0000 (-0400)
Subject: Add a Blocking cache implementation. Used when 1 MSHR is specified, or when the maste... 
X-Git-Tag: m5_1.0_beta1~69
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=b6841ad2bdede22d2eee462bf46e7323ffa40eab;p=gem5.git

Add a Blocking cache implementation. Used when 1 MSHR is specified, or when the master bus is in non event mode.

--HG--
extra : convert_revision : 88b2304fd9e296c6eb17838382ad99de4d4f90dc
---