From: Ali Saidi <Ali.Saidi@ARM.com>
Date: Fri, 19 Aug 2011 20:08:07 +0000 (-0500)
Subject: ARM: Add support for DIV/SDIV instructions.
X-Git-Tag: stable_2012_02_02~115
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=b94f84196924d60d4d4677929ddb6f677e3d96d9;p=gem5.git

ARM: Add support for DIV/SDIV instructions.
---

diff --git a/src/arch/arm/isa.cc b/src/arch/arm/isa.cc
index b8a047f65..25bc3161b 100644
--- a/src/arch/arm/isa.cc
+++ b/src/arch/arm/isa.cc
@@ -140,7 +140,7 @@ ISA::clear()
 
     // See section B4.1.84 of ARM ARM
     // All values are latest for ARMv7-A profile
-    miscRegs[MISCREG_ID_ISAR0] = 0x01101111;
+    miscRegs[MISCREG_ID_ISAR0] = 0x02101111;
     miscRegs[MISCREG_ID_ISAR1] = 0x02112111;
     miscRegs[MISCREG_ID_ISAR2] = 0x21232141;
     miscRegs[MISCREG_ID_ISAR3] = 0x01112131;
diff --git a/src/arch/arm/isa/formats/mult.isa b/src/arch/arm/isa/formats/mult.isa
index cfd00b1a5..73157dd57 100644
--- a/src/arch/arm/isa/formats/mult.isa
+++ b/src/arch/arm/isa/formats/mult.isa
@@ -394,6 +394,16 @@ def format ArmSignedMultiplies() {{
                 }
             }
             break;
+          case 0x1:
+            if (op2 == 0 && m == 0 && ra == 0xf) {
+                return new Sdiv(machInst, rd, rn, rm);
+            }
+            break;
+          case 0x3:
+            if (op2 == 0 && m == 0 && ra == 0xf) {
+                return new Udiv(machInst, rd, rn, rm);
+            }
+            break;
           case 0x4:
             if (op2 == 0) {
                 if (m) {