From: Clifford Wolf <clifford@clifford.at>
Date: Wed, 19 Jun 2019 10:20:35 +0000 (+0200)
Subject: Make tests/aiger less chatty
X-Git-Tag: yosys-0.9~69
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=c330379870a48209534807d1c021ce2a20ccf880;p=yosys.git

Make tests/aiger less chatty

Signed-off-by: Clifford Wolf <clifford@clifford.at>
---

diff --git a/tests/aiger/run-test.sh b/tests/aiger/run-test.sh
index f52eb4ac1..5246c1b48 100755
--- a/tests/aiger/run-test.sh
+++ b/tests/aiger/run-test.sh
@@ -10,8 +10,9 @@ for aag in *.aag; do
     # Since ABC cannot read *.aag, read the *.aig instead
     # (which would have been created by the reference aig2aig utility,
     #  available from http://fmv.jku.at/aiger/)
-    ../../yosys-abc -c "read -c ${aag%.*}.aig; write ${aag%.*}_ref.v"
-    ../../yosys -p "
+    echo "Checking $aag."
+    ../../yosys-abc -q "read -c ${aag%.*}.aig; write ${aag%.*}_ref.v"
+    ../../yosys -qp "
 read_verilog ${aag%.*}_ref.v
 prep
 design -stash gold
@@ -26,8 +27,9 @@ sat -verify -prove-asserts -show-ports -seq 16 miter
 done
 
 for aig in *.aig; do
-    ../../yosys-abc -c "read -c $aig; write ${aig%.*}_ref.v"
-    ../../yosys -p "
+    echo "Checking $aig."
+    ../../yosys-abc -q "read -c $aig; write ${aig%.*}_ref.v"
+    ../../yosys -qp "
 read_verilog ${aig%.*}_ref.v
 prep
 design -stash gold