From: Clifford Wolf <clifford@clifford.at>
Date: Sun, 17 Feb 2019 10:39:14 +0000 (+0100)
Subject: Merge pull request #811 from ucb-bar/firrtlfixes
X-Git-Tag: yosys-0.9~314
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=e45f62b0c56717a23099425f078d1e56212aa632;p=yosys.git

Merge pull request #811 from ucb-bar/firrtlfixes

Update cells supported for verilog to FIRRTL conversion.
---

e45f62b0c56717a23099425f078d1e56212aa632