From: bugzilla-daemon <bugzilla-daemon@libre-soc.org>
Date: Mon, 8 Jun 2020 17:48:46 +0000 (+0000)
Subject: [libre-riscv-dev] [Bug 368] Need one example unit test of how to run some assembly... 
X-Git-Url: https://git.libre-soc.org/?a=commitdiff_plain;h=ff2244aaeefa5c61c5e6c685da9436b4d7853446;p=libre-riscv-dev.git

[libre-riscv-dev] [Bug 368] Need one example unit test of how to run some assembly code "qemu vs simulator" rather than "qemu vs hardware"
---

diff --git a/14/a5364bfee09eb38aa053d52cdc801d0ef98411 b/14/a5364bfee09eb38aa053d52cdc801d0ef98411
new file mode 100644
index 0000000..73585a6
--- /dev/null
+++ b/14/a5364bfee09eb38aa053d52cdc801d0ef98411
@@ -0,0 +1,68 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Mon, 08 Jun 2020 18:48:50 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+	by libre-soc.org with esmtp (Exim 4.89)
+	(envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+	id 1jiLtA-00050A-Bp; Mon, 08 Jun 2020 18:48:48 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-soc.org)
+ by libre-soc.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-soc.org>) id 1jiLt7-0004zy-VV
+ for libre-riscv-dev@lists.libre-riscv.org; Mon, 08 Jun 2020 18:48:45 +0100
+From: bugzilla-daemon@libre-soc.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Mon, 08 Jun 2020 17:48:46 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Formal Verification
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: mtnolan2640@gmail.com
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: lkcl@lkcl.net
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: 
+Message-ID: <bug-368-13-85RRrTb7tV@https.bugs.libre-soc.org/>
+In-Reply-To: <bug-368-13@https.bugs.libre-soc.org/>
+References: <bug-368-13@https.bugs.libre-soc.org/>
+X-Bugzilla-URL: https://bugs.libre-soc.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 368] Need one example unit test of how to
+ run some assembly code "qemu vs simulator" rather than "qemu vs hardware"
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cHM6Ly9idWdzLmxpYnJlLXNvYy5vcmcvc2hvd19idWcuY2dpP2lkPTM2OAoKLS0tIENvbW1l
+bnQgIzYgZnJvbSBNaWNoYWVsIE5vbGFuIDxtdG5vbGFuMjY0MEBnbWFpbC5jb20+IC0tLQpPaywg
+SSB0aGluayBJJ3ZlIGdvdCBzb21ldGhpbmcgd29ya2luZy4gSW4gc29jL3NpbXVsYXRvci90ZXN0
+X3NpbS5weSwgSQpyZXBsYWNlZCB0aGUgY29kZSBkZWFsaW5nIHdpdGggbXkgaGFuZHdyaXR0ZW4g
+c2ltdWxhdG9yIHdpdGggd2hhdCdzIG5lZWRlZCB0bwp1c2UgdGhlIHBzZXVkb2NvZGUgc2ltdWxh
+dG9yLiBBbGwgdGhlIHRlc3RzLCBleGNlcHQgZm9yIG11bHRpcGxpY2F0aW9uIG5vdyB3b3JrCgot
+LSAKWW91IGFyZSByZWNlaXZpbmcgdGhpcyBtYWlsIGJlY2F1c2U6CllvdSBhcmUgb24gdGhlIEND
+IGxpc3QgZm9yIHRoZSBidWcuCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f
+X19fX19fX19fCmxpYnJlLXJpc2N2LWRldiBtYWlsaW5nIGxpc3QKbGlicmUtcmlzY3YtZGV2QGxp
+c3RzLmxpYnJlLXJpc2N2Lm9yZwpodHRwOi8vbGlzdHMubGlicmUtcmlzY3Yub3JnL21haWxtYW4v
+bGlzdGluZm8vbGlicmUtcmlzY3YtZGV2Cg==
+