Wishbone debug module
[microwatt.git] / Makefile
2019-09-20 Benjamin HerrenschmidtWishbone debug module
2019-09-20 Benjamin HerrenschmidtAdd a debug (DMI) bus and a JTAG interface to it on...
2019-09-16 Anton BlanchardMerge pull request #62 from antonblanchard/byte-reverse...
2019-09-16 Anton BlanchardMerge pull request #61 from antonblanchard/execute...
2019-09-16 Anton Blanchardexecute1 no longer needs sim_console
2019-09-15 Anton BlanchardMerge pull request #60 from antonblanchard/testbenches
2019-09-15 Anton BlanchardFix multiply_tb
2019-09-15 Anton BlanchardAdd an icache testbench
2019-09-12 Anton BlanchardMerge pull request #49 from antonblanchard/icache-2
2019-09-12 Anton BlanchardAdd a simple direct mapped icache
2019-09-10 Anton BlanchardMerge pull request #40 from antonblanchard/makefile...
2019-09-10 Anton BlanchardUpdate Makefile dependencies
2019-09-10 Benjamin HerrenschmidtShare soc.vhdl between FPGA and sim
2019-09-09 Anton BlanchardMerge pull request #33 from antonblanchard/cr-fix
2019-09-09 Anton BlanchardMerge pull request #32 from antonblanchard/register...
2019-09-09 Benjamin HerrenschmidtUse simulated UART in core test bench
2019-09-08 Anton BlanchardMerge pull request #20 from antonblanchard/reset-rework2
2019-09-07 Anton BlanchardRework SOC reset
2019-09-03 Anton BlanchardMerge pull request #16 from antonblanchard/decode2_rework2
2019-09-03 Anton BlanchardRework decode2
2019-08-29 Anton BlanchardMerge pull request #7 from riktw/fusesoc_arty_a7
2019-08-28 Anton BlanchardMerge pull request #5 from antonblanchard/travis-test
2019-08-28 Anton BlanchardAdd an initial travis.yml
2019-08-27 Anton BlanchardMerge pull request #6 from mikey/gif
2019-08-27 Anton BlanchardAdd -Wall to CFLAGS
2019-08-22 Anton BlanchardInitial import of microwatt