projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Add "write_edif -attrprop"
[yosys.git]
/
backends
/
edif
/
edif.cc
2018-10-05
Clifford Wolf
Add "write_edif -attrprop"
blob
|
commitdiff
|
raw
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
blob
|
commitdiff
|
raw
|
diff to current
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
blob
|
commitdiff
|
raw
|
diff to current
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
blob
|
commitdiff
|
raw
|
diff to current
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
blob
|
commitdiff
|
raw
|
diff to current
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
blob
|
commitdiff
|
raw
|
diff to current
2017-07-11
Clifford Wolf
Fix the fixed handling of x-bits in EDIF back-end
blob
|
commitdiff
|
raw
|
diff to current
2017-07-11
Clifford Wolf
Fix handling of x-bits in EDIF back-end
blob
|
commitdiff
|
raw
|
diff to current
2017-03-19
Clifford Wolf
Fix EDIF: portRef member 0 is always the MSB bit
blob
|
commitdiff
|
raw
|
diff to current
2017-02-25
Clifford Wolf
Merge branch 'klammerj-master'
blob
|
commitdiff
|
raw
|
diff to current
2017-02-25
Clifford Wolf
Improve "write_edif" help message
blob
|
commitdiff
|
raw
|
diff to current
2017-02-25
Clifford Wolf
Move EdifNames out of double-private namespace
blob
|
commitdiff
|
raw
|
diff to current
2017-02-25
Clifford Wolf
Clean up edif code, swap bit indexing of "upto" ports
blob
|
commitdiff
|
raw
|
diff to current
2017-02-25
Clifford Wolf
Merge branch 'master' of https://github.com/klammerj...
blob
|
commitdiff
|
raw
|
diff to current
2017-02-24
Johann Klammer
Did as you requested, /but/...
blob
|
commitdiff
|
raw
|
diff to current
2017-02-23
Johann Klammer
add options for edif flavors
blob
|
commitdiff
|
raw
|
diff to current
2017-02-14
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2017-02-14
Clifford Wolf
Add warning about x/z bits left unconnected in EDIF...
blob
|
commitdiff
|
raw
|
diff to current
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
blob
|
commitdiff
|
raw
|
diff to current
2016-04-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2016-04-21
Clifford Wolf
Added "yosys -D" feature
blob
|
commitdiff
|
raw
|
diff to current
2016-04-07
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2016-04-05
Clifford Wolf
Fixed some typos
blob
|
commitdiff
|
raw
|
diff to current
2016-03-11
Clifford Wolf
Merge commit 'b34385ec924b6067c1f82bdbae923f8062518956'
blob
|
commitdiff
|
raw
|
diff to current
2016-03-08
Clifford Wolf
Added "write_edif -nogndvcc"
blob
|
commitdiff
|
raw
|
diff to current
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
blob
|
commitdiff
|
raw
|
diff to current
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2015-02-01
Clifford Wolf
Added EDIF backend support for multi-bit cell ports
blob
|
commitdiff
|
raw
|
diff to current
2014-10-10
Clifford Wolf
Renamed SIZE() to GetSize() because of name collision...
blob
|
commitdiff
|
raw
|
diff to current
2014-09-27
Clifford Wolf
namespace Yosys
blob
|
commitdiff
|
raw
|
diff to current
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
blob
|
commitdiff
|
raw
|
diff to current
2014-08-23
Clifford Wolf
Changed backend-api from FILE to std::ostream
blob
|
commitdiff
|
raw
|
diff to current
2014-08-02
Clifford Wolf
No implicit conversion from IdString to anything else
blob
|
commitdiff
|
raw
|
diff to current
2014-08-02
Clifford Wolf
More cleanups related to RTLIL::IdString usage
blob
|
commitdiff
|
raw
|
diff to current
2014-07-28
Clifford Wolf
Using log_assert() instead of assert()
blob
|
commitdiff
|
raw
|
diff to current
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::wires to wires_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Merge automatic and manual code changes for new cell...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-24
Clifford Wolf
Replaced more old SigChunk programming patterns
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Removed RTLIL::SigSpec::optimize()
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Removed RTLIL::SigSpec::expand() method
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
blob
|
commitdiff
|
raw
|
diff to current
2014-02-21
Clifford Wolf
Better handling of nameDef and nameRef in edif backend
blob
|
commitdiff
|
raw
|
diff to current
2014-02-21
Clifford Wolf
Fixed instantiating multi-bit ports in edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-12-04
Clifford Wolf
Replaced RTLIL::Const::str with generic decoder method
blob
|
commitdiff
|
raw
|
diff to current
2013-11-24
Clifford Wolf
Added "top" attribute to mark top module in hierarchy
blob
|
commitdiff
|
raw
|
diff to current
2013-11-22
Clifford Wolf
Renamed "placeholder" to "blackbox"
blob
|
commitdiff
|
raw
|
diff to current
2013-11-04
Clifford Wolf
Improved comments on topological sort in edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-11-03
Clifford Wolf
Added simple topological sort to edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-11-03
Clifford Wolf
Write yosys version to output files
blob
|
commitdiff
|
raw
|
diff to current
2013-10-27
Clifford Wolf
Fixed hex string generation bug in edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-10-24
Clifford Wolf
Fixed handling of boolean attributes (backends)
blob
|
commitdiff
|
raw
|
diff to current
2013-09-17
Clifford Wolf
Improvements in EDIF backend
blob
|
commitdiff
|
raw
|
diff to current
2013-09-03
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2013-08-28
Clifford Wolf
Encode large (>32 bits) parameters as hex string in...
blob
|
commitdiff
|
raw
|
diff to current
2013-08-27
Clifford Wolf
Improved edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-08-22
Clifford Wolf
Added correct encoding of identifiers in EDIF backend
blob
|
commitdiff
|
raw
|
diff to current
2013-08-22
Clifford Wolf
Added edif backend (still under construction)
blob
|
commitdiff
|
raw
|
diff to current