projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Using log_assert() instead of assert()
[yosys.git]
/
backends
/
edif
/
edif.cc
2014-07-28
Clifford Wolf
Using log_assert() instead of assert()
blob
|
commitdiff
|
raw
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::wires to wires_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Merge automatic and manual code changes for new cell...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
blob
|
commitdiff
|
raw
|
diff to current
2014-07-24
Clifford Wolf
Replaced more old SigChunk programming patterns
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Removed RTLIL::SigSpec::optimize()
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Removed RTLIL::SigSpec::expand() method
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-23
Clifford Wolf
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
blob
|
commitdiff
|
raw
|
diff to current
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
blob
|
commitdiff
|
raw
|
diff to current
2014-02-21
Clifford Wolf
Better handling of nameDef and nameRef in edif backend
blob
|
commitdiff
|
raw
|
diff to current
2014-02-21
Clifford Wolf
Fixed instantiating multi-bit ports in edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-12-04
Clifford Wolf
Replaced RTLIL::Const::str with generic decoder method
blob
|
commitdiff
|
raw
|
diff to current
2013-11-24
Clifford Wolf
Added "top" attribute to mark top module in hierarchy
blob
|
commitdiff
|
raw
|
diff to current
2013-11-22
Clifford Wolf
Renamed "placeholder" to "blackbox"
blob
|
commitdiff
|
raw
|
diff to current
2013-11-04
Clifford Wolf
Improved comments on topological sort in edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-11-03
Clifford Wolf
Added simple topological sort to edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-11-03
Clifford Wolf
Write yosys version to output files
blob
|
commitdiff
|
raw
|
diff to current
2013-10-27
Clifford Wolf
Fixed hex string generation bug in edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-10-24
Clifford Wolf
Fixed handling of boolean attributes (backends)
blob
|
commitdiff
|
raw
|
diff to current
2013-09-17
Clifford Wolf
Improvements in EDIF backend
blob
|
commitdiff
|
raw
|
diff to current
2013-09-03
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2013-08-28
Clifford Wolf
Encode large (>32 bits) parameters as hex string in...
blob
|
commitdiff
|
raw
|
diff to current
2013-08-27
Clifford Wolf
Improved edif backend
blob
|
commitdiff
|
raw
|
diff to current
2013-08-22
Clifford Wolf
Added correct encoding of identifiers in EDIF backend
blob
|
commitdiff
|
raw
|
diff to current
2013-08-22
Clifford Wolf
Added edif backend (still under construction)
blob
|
commitdiff
|
raw
|
diff to current
projects / yosys.git / history