projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Add rewrite_sigspecs2, Improve remove() wires
[yosys.git]
/
backends
/
ilang
/
2019-05-08
Clifford Wolf
Merge pull request #991 from kristofferkoch/gcc9-warnings
tree
|
commitdiff
2019-05-06
Clifford Wolf
Merge pull request #946 from YosysHQ/clifford/specify
tree
|
commitdiff
2019-05-06
Clifford Wolf
Add "real" keyword to ilang format
tree
|
commitdiff
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
tree
|
commitdiff
2019-03-19
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-03-19
Eddie Hung
Merge https://github.com/YosysHQ/yosys into read_aiger
tree
|
commitdiff
2019-03-14
Clifford Wolf
Merge pull request #872 from YosysHQ/clifford/pmuxfix
tree
|
commitdiff
2019-03-14
Clifford Wolf
Fix a syntax bug in ilang backend related to process...
tree
|
commitdiff
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
tree
|
commitdiff
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
tree
|
commitdiff
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
tree
|
commitdiff
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
tree
|
commitdiff
2018-02-03
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2018-02-03
Clifford Wolf
Fixed gcc 7.2 "statement will never be executed" warning
tree
|
commitdiff
2016-10-22
Clifford Wolf
Added avail params to ilang format, check module params...
tree
|
commitdiff
2016-10-14
Clifford Wolf
Added $global_clock verilog syntax support for creating...
tree
|
commitdiff
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
tree
|
commitdiff
2016-04-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
tree
|
commitdiff
2016-04-21
Clifford Wolf
Added "yosys -D" feature
tree
|
commitdiff
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
tree
|
commitdiff
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2015-01-31
Clifford Wolf
Shorter "dump" options
tree
|
commitdiff
2015-01-24
Clifford Wolf
Added ENABLE_NDEBUG makefile options
tree
|
commitdiff
2015-01-23
Clifford Wolf
Added dict/pool.sort()
tree
|
commitdiff
2015-01-01
Clifford Wolf
Fixed memory->start_offset handling
tree
|
commitdiff
2014-12-26
Clifford Wolf
Replaced std::unordered_map as implementation for Yosys...
tree
|
commitdiff
2014-09-27
Clifford Wolf
namespace Yosys
tree
|
commitdiff
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-09-19
Clifford Wolf
Sorting of object names in ilang backend
tree
|
commitdiff
2014-08-23
Clifford Wolf
Changed backend-api from FILE to std::ostream
tree
|
commitdiff
2014-07-31
Clifford Wolf
Moved some stuff to kernel/yosys.{h,cc}, using Yosys...
tree
|
commitdiff
2014-07-28
Clifford Wolf
Added wire->upto flag for signals such as "wire [0...
tree
|
commitdiff
2014-07-28
Clifford Wolf
Using log_assert() instead of assert()
tree
|
commitdiff
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::wires to wires_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Merge automatic and manual code changes for new cell...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
tree
|
commitdiff
2014-07-25
Clifford Wolf
Various RTLIL::SigSpec related code cleanups
tree
|
commitdiff
2014-07-24
Clifford Wolf
Replaced more old SigChunk programming patterns
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
tree
|
commitdiff
2014-07-21
Clifford Wolf
Added "autoidx" statement to ilang file format
tree
|
commitdiff
2014-03-13
Clifford Wolf
Merge branch 'master' of https://github.com/Siesh1oo...
tree
|
commitdiff
2014-03-13
Clifford Wolf
Merged OSX fixes from Siesh1oo with some modifications
tree
|
commitdiff
2014-02-04
Clifford Wolf
Added support for dump -append
tree
|
commitdiff
2014-01-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2013-12-28
Clifford Wolf
Updated manual/command-reference-manual.tex
tree
|
commitdiff
2013-12-04
Clifford Wolf
Replaced signed_parameters API with CONST_FLAG_SIGNED
tree
|
commitdiff
2013-12-04
Clifford Wolf
Replaced RTLIL::Const::str with generic decoder method
tree
|
commitdiff
2013-11-29
Clifford Wolf
Added dump -m and -n options
tree
|
commitdiff
2013-11-24
Clifford Wolf
Added support for signed parameters in ilang
tree
|
commitdiff
2013-11-24
Clifford Wolf
Remove auto_wire framework (smarter than the verilog...
tree
|
commitdiff
2013-11-21
Clifford Wolf
Major improvements in mem2reg and added "init" sync...
tree
|
commitdiff
2013-11-03
Clifford Wolf
Write yosys version to output files
tree
|
commitdiff
2013-09-03
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2013-09-03
Clifford Wolf
Added -selected option to various backends
tree
|
commitdiff
2013-06-10
Clifford Wolf
Fixed generation of newlines in "dump" output
tree
|
commitdiff
2013-06-02
Clifford Wolf
Added "dump" command (part ilang backend)
tree
|
commitdiff
2013-02-28
Clifford Wolf
Added more help messages
tree
|
commitdiff
2013-01-05
Clifford Wolf
initial import
tree
|
commitdiff