projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Merge pull request #771 from whitequark/techmap_cmp2lut
[yosys.git]
/
backends
/
intersynth
/
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
tree
|
commitdiff
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
tree
|
commitdiff
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
tree
|
commitdiff
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
tree
|
commitdiff
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
tree
|
commitdiff
2016-04-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
tree
|
commitdiff
2016-04-21
Clifford Wolf
Added "yosys -D" feature
tree
|
commitdiff
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
tree
|
commitdiff
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-09-27
Clifford Wolf
namespace Yosys
tree
|
commitdiff
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-08-23
Clifford Wolf
Changed frontend-api from FILE to std::istream
tree
|
commitdiff
2014-08-23
Clifford Wolf
Changed backend-api from FILE to std::ostream
tree
|
commitdiff
2014-07-28
Clifford Wolf
Using log_assert() instead of assert()
tree
|
commitdiff
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::wires to wires_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Merge automatic and manual code changes for new cell...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
tree
|
commitdiff
2014-07-24
Clifford Wolf
Replaced more old SigChunk programming patterns
tree
|
commitdiff
2014-07-23
Clifford Wolf
Removed RTLIL::SigSpec::optimize()
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
tree
|
commitdiff
2014-01-26
Clifford Wolf
Merge branch 'btor' of https://github.com/ahmedirfan198...
tree
|
commitdiff
2014-01-26
Clifford Wolf
Merge pull request #21 from hansiglaser/master
tree
|
commitdiff
2014-01-25
Johann Glaser
beautified write_intersynth
tree
|
commitdiff
2013-11-22
Clifford Wolf
Renamed "placeholder" to "blackbox"
tree
|
commitdiff
2013-11-03
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2013-11-03
Clifford Wolf
Ignore explicit unconnected ports in intersynth backend
tree
|
commitdiff
2013-10-24
Clifford Wolf
Fixed handling of boolean attributes (backends)
tree
|
commitdiff
2013-09-03
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2013-09-03
Clifford Wolf
Added -selected option to various backends
tree
|
commitdiff
2013-03-24
Clifford Wolf
Added -notypes option to intersynth backend
tree
|
commitdiff
2013-03-23
Clifford Wolf
Fixed gcc build (intersynth backend)
tree
|
commitdiff
2013-03-23
Clifford Wolf
Various improvements in intersynth backend
tree
|
commitdiff
2013-03-23
Clifford Wolf
Added intersynth backend
tree
|
commitdiff