projects / yosys.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Fix handling of partial init attributes in write_verilog, fixes #997
[yosys.git] / backends / simplec / test00_tb.c
2017-05-16 Clifford WolfAdd <modname>_init() function generator to simpleC... blob | commitdiff | raw
2017-05-14 Clifford WolfImprove simplec back-end blob | commitdiff | raw | diff to current
2017-05-12 Clifford WolfImprove simplec back-end blob | commitdiff | raw | diff to current
2017-05-12 Clifford WolfAdd first draft of simple C back-end blob | commitdiff | raw | diff to current