projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Merge pull request #991 from kristofferkoch/gcc9-warnings
[yosys.git]
/
backends
/
spice
/
2019-04-30
Benedikt Tutzer
Merge branch 'master' of https://github.com/YosysHQ...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #905 from christian-krieg/feature...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #941 from Wren6991/sim_lib_io_clke
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge branch 'master' of https://github.com/dh73/yosys_...
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #911 from mmicko/gowin-nobram
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #909 from zachjs/master
tree
|
commitdiff
2019-04-22
Clifford Wolf
Merge pull request #944 from YosysHQ/clifford/pmux2shiftx
tree
|
commitdiff
2019-04-21
Eddie Hung
Merge branch 'master' into map_cells_before_map_luts
tree
|
commitdiff
2019-04-21
Eddie Hung
Merge remote-tracking branch 'origin/clifford/pmux2shif...
tree
|
commitdiff
2019-04-21
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
tree
|
commitdiff
2019-04-20
Clifford Wolf
Merge pull request #943 from YosysHQ/clifford/whitebox
tree
|
commitdiff
2019-04-18
Clifford Wolf
Add "whitebox" attribute, add "read_verilog -wb"
tree
|
commitdiff
2019-03-28
Benedikt Tutzer
Merge remote-tracking branch 'origin/master' into featu...
tree
|
commitdiff
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
tree
|
commitdiff
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
tree
|
commitdiff
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
tree
|
commitdiff
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
tree
|
commitdiff
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
tree
|
commitdiff
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
tree
|
commitdiff
2016-05-20
Clifford Wolf
Merge branch 'master' of https://github.com/Kmanfi...
tree
|
commitdiff
2016-05-20
Clifford Wolf
Also escape "=" in spice output
tree
|
commitdiff
2016-04-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
tree
|
commitdiff
2016-04-21
Clifford Wolf
Added "yosys -D" feature
tree
|
commitdiff
2016-04-07
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
tree
|
commitdiff
2016-04-05
Clifford Wolf
Fixed some typos
tree
|
commitdiff
2016-03-07
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
tree
|
commitdiff
2016-03-02
Clifford Wolf
Be more conservative with net names in spice output
tree
|
commitdiff
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
tree
|
commitdiff
2015-04-03
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-12-24
Clifford Wolf
Renamed extend() to extend_xx(), changed most users...
tree
|
commitdiff
2014-11-09
Clifford Wolf
Added log_warning() API
tree
|
commitdiff
2014-09-27
Clifford Wolf
namespace Yosys
tree
|
commitdiff
2014-09-22
Ahmed Irfan
Merge branch 'master' of https://github.com/cliffordwol...
tree
|
commitdiff
2014-08-23
Clifford Wolf
Changed backend-api from FILE to std::ostream
tree
|
commitdiff
2014-08-02
Clifford Wolf
No implicit conversion from IdString to anything else
tree
|
commitdiff
2014-07-31
Clifford Wolf
Renamed port access function on RTLIL::Cell, added...
tree
|
commitdiff
2014-07-28
Clifford Wolf
Using log_assert() instead of assert()
tree
|
commitdiff
2014-07-27
Clifford Wolf
Refactoring: Renamed RTLIL::Design::modules to modules_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::cells to cells_
tree
|
commitdiff
2014-07-26
Clifford Wolf
Refactoring: Renamed RTLIL::Module::wires to wires_
tree
|
commitdiff
2014-07-26
Clifford Wolf
More RTLIL::Cell API usage cleanups
tree
|
commitdiff
2014-07-26
Clifford Wolf
Added RTLIL::Cell::has(portname)
tree
|
commitdiff
2014-07-26
Clifford Wolf
Merge automatic and manual code changes for new cell...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Changed users of cell->connections_ to the new API...
tree
|
commitdiff
2014-07-26
Clifford Wolf
Renamed RTLIL::{Module,Cell}::connections to connections_
tree
|
commitdiff
2014-07-24
Clifford Wolf
Replaced more old SigChunk programming patterns
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: using the accessor functions every...
tree
|
commitdiff
2014-07-22
Clifford Wolf
SigSpec refactoring: renamed chunks and width to __chun...
tree
|
commitdiff
2013-11-24
Clifford Wolf
Added "top" attribute to mark top module in hierarchy
tree
|
commitdiff
2013-11-22
Clifford Wolf
Renamed "placeholder" to "blackbox"
tree
|
commitdiff
2013-11-09
Clifford Wolf
Silenced a gcc warning in spice backend
tree
|
commitdiff
2013-11-03
Clifford Wolf
Write yosys version to output files
tree
|
commitdiff
2013-10-24
Clifford Wolf
Fixed handling of boolean attributes (backends)
tree
|
commitdiff
2013-09-15
Clifford Wolf
A couple of small fixes in SPICE backend
tree
|
commitdiff
2013-09-14
Clifford Wolf
Added spice testbench to techlibs/cmos
tree
|
commitdiff
2013-09-14
Clifford Wolf
Added spice backend
tree
|
commitdiff