Try way that doesn't involve creating a new wire
[yosys.git] / backends / verilog / Makefile.inc
2013-01-05 Clifford Wolfinitial import