projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
Improve determinism of IdString DB for similar scripts
[yosys.git]
/
backends
/
verilog
/
verilog_backend.cc
2019-03-11
Clifford Wolf
Improve determinism of IdString DB for similar scripts
blob
|
commitdiff
|
raw
2019-03-09
Clifford Wolf
Merge pull request #859 from smunaut/ice40_braminit
blob
|
commitdiff
|
raw
|
diff to current
2019-03-01
Clifford Wolf
Merge pull request #836 from elmsfu/ice40_2bit_ram_rw_mode
blob
|
commitdiff
|
raw
|
diff to current
2019-02-28
Clifford Wolf
Merge pull request #834 from YosysHQ/clifford/siminit
blob
|
commitdiff
|
raw
|
diff to current
2019-02-28
Clifford Wolf
Add "write_verilog -siminit"
blob
|
commitdiff
|
raw
|
diff to current
2019-02-28
Clifford Wolf
Merge pull request #794 from daveshah1/ecp5improve
blob
|
commitdiff
|
raw
|
diff to current
2019-02-24
Clifford Wolf
Merge pull request #812 from ucb-bar/arrayhierarchyfixes
blob
|
commitdiff
|
raw
|
diff to current
2019-02-22
Clifford Wolf
Merge pull request #740 from daveshah1/improve_dress
blob
|
commitdiff
|
raw
|
diff to current
2019-02-21
Clifford Wolf
Merge pull request #786 from YosysHQ/pmgen
blob
|
commitdiff
|
raw
|
diff to current
2019-02-19
Eddie Hung
Merge pull request #805 from eddiehung/dff_init
blob
|
commitdiff
|
raw
|
diff to current
2019-02-17
Eddie Hung
Instead of INIT param on cells, use initial statement...
blob
|
commitdiff
|
raw
|
diff to current
2019-02-17
Eddie Hung
Merge https://github.com/YosysHQ/yosys into dff_init
blob
|
commitdiff
|
raw
|
diff to current
2019-02-17
Clifford Wolf
Merge branch 'master' of github.com:YosysHQ/yosys into...
blob
|
commitdiff
|
raw
|
diff to current
2019-02-12
Clifford Wolf
Merge pull request #802 from whitequark/write_verilog_a...
blob
|
commitdiff
|
raw
|
diff to current
2019-02-06
Eddie Hung
Remove check for cell->name[0] == '$'
blob
|
commitdiff
|
raw
|
diff to current
2019-02-06
Eddie Hung
Refactor
blob
|
commitdiff
|
raw
|
diff to current
2019-02-06
Eddie Hung
write_verilog to cope with init attr on q when -noexpr
blob
|
commitdiff
|
raw
|
diff to current
2019-01-29
whitequark
write_verilog: correctly emit asynchronous transparent...
blob
|
commitdiff
|
raw
|
diff to current
2019-01-27
Clifford Wolf
Merge pull request #798 from mmicko/master
blob
|
commitdiff
|
raw
|
diff to current
2019-01-27
Clifford Wolf
Merge pull request #800 from whitequark/write_verilog_t...
blob
|
commitdiff
|
raw
|
diff to current
2019-01-27
Clifford Wolf
Merge branch 'whitequark-write_verilog_keyword'
blob
|
commitdiff
|
raw
|
diff to current
2019-01-27
whitequark
write_verilog: write $tribuf cell as ternary.
blob
|
commitdiff
|
raw
|
diff to current
2019-01-27
whitequark
write_verilog: escape names that match SystemVerilog...
blob
|
commitdiff
|
raw
|
diff to current
2019-01-15
Clifford Wolf
Fix handling of $shiftx in Verilog back-end
blob
|
commitdiff
|
raw
|
diff to current
2019-01-02
Clifford Wolf
Merge pull request #770 from whitequark/opt_expr_cmp
blob
|
commitdiff
|
raw
|
diff to current
2019-01-02
Clifford Wolf
Merge pull request #755 from Icenowy/anlogic-dram-init
blob
|
commitdiff
|
raw
|
diff to current
2019-01-02
Clifford Wolf
Merge pull request #750 from Icenowy/anlogic-ff-init
blob
|
commitdiff
|
raw
|
diff to current
2019-01-02
Clifford Wolf
Merge pull request #773 from whitequark/opt_lut_elim_fixes
blob
|
commitdiff
|
raw
|
diff to current
2019-01-02
Clifford Wolf
Merge pull request #772 from whitequark/synth_lut
blob
|
commitdiff
|
raw
|
diff to current
2019-01-02
Clifford Wolf
Merge pull request #771 from whitequark/techmap_cmp2lut
blob
|
commitdiff
|
raw
|
diff to current
2019-01-02
Clifford Wolf
Merge pull request #769 from whitequark/typos
blob
|
commitdiff
|
raw
|
diff to current
2019-01-02
whitequark
Fix typographical and grammatical errors and inconsiste...
blob
|
commitdiff
|
raw
|
diff to current
2018-12-17
Clifford Wolf
Merge pull request #746 from Icenowy/anlogic-dram
blob
|
commitdiff
|
raw
|
diff to current
2018-12-17
Clifford Wolf
Merge pull request #742 from whitequark/changelog
blob
|
commitdiff
|
raw
|
diff to current
2018-12-17
Clifford Wolf
Merge pull request #741 from whitequark/ilang_slice_sigspec
blob
|
commitdiff
|
raw
|
diff to current
2018-12-17
Clifford Wolf
Merge pull request #744 from whitequark/write_verilog_...
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
whitequark
write_verilog: handle the $shift cell.
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #736 from whitequark/select_assert_list
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #704 from webhat/feature/fix-awk
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
whitequark
write_verilog: add a missing newline.
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #738 from smunaut/issue_737
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #735 from daveshah1/trifixes
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #724 from whitequark/equiv_opt
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #734 from grahamedgecombe/fix-shuffl...
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #730 from smunaut/ffssr_dont_touch
blob
|
commitdiff
|
raw
|
diff to current
2018-12-16
Clifford Wolf
Merge pull request #729 from whitequark/write_verilog_i...
blob
|
commitdiff
|
raw
|
diff to current
2018-12-07
whitequark
write_verilog: correctly map RTLIL `sync init`.
blob
|
commitdiff
|
raw
|
diff to current
2018-10-19
Clifford Wolf
Merge pull request #672 from daveshah1/fix_bram
blob
|
commitdiff
|
raw
|
diff to current
2018-10-19
Clifford Wolf
Merge pull request #671 from rafaeltp/master
blob
|
commitdiff
|
raw
|
diff to current
2018-10-18
rafaeltp
adding offset info to memories
blob
|
commitdiff
|
raw
|
diff to current
2018-10-18
rafaeltp
adding offset info to memories
blob
|
commitdiff
|
raw
|
diff to current
2018-10-17
Clifford Wolf
Merge pull request #638 from udif/pr_reg_wire_error
blob
|
commitdiff
|
raw
|
diff to current
2018-10-02
Clifford Wolf
Merge pull request #645 from daveshah1/ecp5_dram_fix
blob
|
commitdiff
|
raw
|
diff to current
2018-10-01
Aman Goel
Merge pull request #4 from YosysHQ/master
blob
|
commitdiff
|
raw
|
diff to current
2018-09-19
Clifford Wolf
Merge pull request #633 from mmicko/master
blob
|
commitdiff
|
raw
|
diff to current
2018-09-19
Clifford Wolf
Merge pull request #631 from acw1251/master
blob
|
commitdiff
|
raw
|
diff to current
2018-09-18
acw1251
Fixed typo in "verilog_write" help message
blob
|
commitdiff
|
raw
|
diff to current
2018-09-17
Udi Finkelstein
Merge branch 'master' into pr_reg_wire_error
blob
|
commitdiff
|
raw
|
diff to current
2018-09-14
Clifford Wolf
Merge pull request #625 from aman-goel/master
blob
|
commitdiff
|
raw
|
diff to current
2018-09-05
Clifford Wolf
Add $lut support to Verilog back-end
blob
|
commitdiff
|
raw
|
diff to current
2018-08-22
Jim Lawson
Merge pull request #1 from YosysHQ/master
blob
|
commitdiff
|
raw
|
diff to current
2018-08-18
Aman Goel
Merge pull request #3 from YosysHQ/master
blob
|
commitdiff
|
raw
|
diff to current
2018-08-15
Clifford Wolf
Merge pull request #573 from cr1901/msys-64
blob
|
commitdiff
|
raw
|
diff to current
2018-08-15
Clifford Wolf
Merge pull request #591 from hzeller/virtual-override
blob
|
commitdiff
|
raw
|
diff to current
2018-08-15
Clifford Wolf
Merge pull request #513 from udif/pr_reg_wire_error
blob
|
commitdiff
|
raw
|
diff to current
2018-07-21
Henner Zeller
Consistent use of 'override' for virtual methods in...
blob
|
commitdiff
|
raw
|
diff to current
2018-05-04
Clifford Wolf
Merge pull request #537 from mithro/yosys-vpr
blob
|
commitdiff
|
raw
|
diff to current
2018-04-22
Clifford Wolf
Add $dlatch support to write_verilog
blob
|
commitdiff
|
raw
|
diff to current
2017-10-10
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2017-10-07
Clifford Wolf
Add $shiftx support to verilog front-end
blob
|
commitdiff
|
raw
|
diff to current
2017-10-03
Clifford Wolf
Merge branch 'pr_ast_const_funcs' of https://github...
blob
|
commitdiff
|
raw
|
diff to current
2017-10-03
Clifford Wolf
Merge branch 'fix_shift_reduce_conflict' of https:...
blob
|
commitdiff
|
raw
|
diff to current
2017-10-03
Clifford Wolf
Merge branch 'dh73-master'
blob
|
commitdiff
|
raw
|
diff to current
2017-10-03
Clifford Wolf
Rename "write_verilog -nobasenradix" to "write_verilog...
blob
|
commitdiff
|
raw
|
diff to current
2017-10-01
dh73
Fixed wrong declaration in Verilog backend
blob
|
commitdiff
|
raw
|
diff to current
2017-10-01
dh73
Adding Cyclone IV (E, GX), Arria 10, Cyclone V and...
blob
|
commitdiff
|
raw
|
diff to current
2017-05-17
Clifford Wolf
Add $_ANDNOT_ and $_ORNOT_ gates
blob
|
commitdiff
|
raw
|
diff to current
2016-11-16
Clifford Wolf
Cleanups and fixed in write_verilog regarding reg init
blob
|
commitdiff
|
raw
|
diff to current
2016-11-03
Clifford Wolf
Added hex constant support to write_verilog
blob
|
commitdiff
|
raw
|
diff to current
2016-11-01
Clifford Wolf
Adde "write_verilog -renameprefix -v"
blob
|
commitdiff
|
raw
|
diff to current
2016-08-20
Clifford Wolf
Bugfix in partial mem write handling in verilog back-end
blob
|
commitdiff
|
raw
|
diff to current
2016-08-18
Clifford Wolf
Added missing support for mem read enable ports to...
blob
|
commitdiff
|
raw
|
diff to current
2016-08-15
Clifford Wolf
Fixed upto handling in verilog back-end
blob
|
commitdiff
|
raw
|
diff to current
2016-07-30
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2016-07-30
Clifford Wolf
Added "write_verilog -defparam"
blob
|
commitdiff
|
raw
|
diff to current
2016-07-30
Clifford Wolf
Added "write_verilog -nodec -nostr"
blob
|
commitdiff
|
raw
|
diff to current
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
blob
|
commitdiff
|
raw
|
diff to current
2016-04-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2016-04-21
Clifford Wolf
Added "yosys -D" feature
blob
|
commitdiff
|
raw
|
diff to current
2016-03-14
Clifford Wolf
Bugfix in write_verilog for RTLIL processes
blob
|
commitdiff
|
raw
|
diff to current
2015-12-07
Clifford Wolf
Merge pull request #108 from cseed/master
blob
|
commitdiff
|
raw
|
diff to current
2015-09-25
Clifford Wolf
Bugfixes in writing of memories as Verilog
blob
|
commitdiff
|
raw
|
diff to current
2015-08-14
Larry Doolittle
Another block of spelling fixes
blob
|
commitdiff
|
raw
|
diff to current
2015-08-14
Clifford Wolf
Re-created command-reference-manual.tex, copied some...
blob
|
commitdiff
|
raw
|
diff to current
2015-08-14
Clifford Wolf
Spell check (by Larry Doolittle)
blob
|
commitdiff
|
raw
|
diff to current
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
blob
|
commitdiff
|
raw
|
diff to current
2015-06-09
Clifford Wolf
Merge branch 'verilog-backend-memV2' of github.com...
blob
|
commitdiff
|
raw
|
diff to current
2015-06-08
luke whittlesey
$mem cell in verilog backend : grouped writes by clock
blob
|
commitdiff
|
raw
|
diff to current
2015-06-04
luke whittlesey
Bug fix in $mem verilog backend + changed tests/bram...
blob
|
commitdiff
|
raw
|
diff to current
2015-05-22
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
next