projects / yosys.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Try way that doesn't involve creating a new wire
[yosys.git] / backends / verilog /
2019-06-07 Clifford WolfMerge branch 'pr_elab_sys_tasks' of https://github... tree | commitdiff
2019-05-21 Jim LawsonMerge remote-tracking branch 'upstream/master' tree | commitdiff
2019-05-08 Clifford WolfMerge pull request #991 from kristofferkoch/gcc9-warnings tree | commitdiff
2019-05-08 Clifford WolfMerge pull request #998 from mdaiter/get_bool_attribute... tree | commitdiff
2019-05-07 Clifford WolfFix handling of partial init attributes in write_verilo... tree | commitdiff
2019-05-06 Clifford WolfMerge pull request #946 from YosysHQ/clifford/specify tree | commitdiff
2019-05-06 Clifford WolfMerge branch 'master' of github.com:YosysHQ/yosys into... tree | commitdiff
2019-05-04 Clifford WolfImprove write_verilog specify support tree | commitdiff
2019-05-03 Eddie HungMerge remote-tracking branch 'origin/master' into cliff... tree | commitdiff
2019-04-30 Jim LawsonMerge remote-tracking branch 'upstream/master' tree | commitdiff
2019-04-30 Benedikt TutzerMerge branch 'master' of https://github.com/YosysHQ... tree | commitdiff
2019-04-23 Clifford WolfRename T_{RISE,FALL}_AVG to T_{RISE,FALL}_TYP to better... tree | commitdiff
2019-04-23 Clifford WolfAdd $specify2/$specify3 support to write_verilog tree | commitdiff
2019-04-23 Clifford WolfAdd support for $assert/$assume/$cover to write_verilog tree | commitdiff
2019-04-22 Eddie HungMerge pull request #914 from YosysHQ/xc7srl tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #952 from YosysHQ/clifford/fix370 tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #951 from YosysHQ/clifford/logdebug tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #949 from YosysHQ/clifford/pmux2shim... tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #953 from YosysHQ/clifford/fix948 tree | commitdiff
2019-04-22 Clifford WolfAdd support for zero-width signals to Verilog back... tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #905 from christian-krieg/feature... tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #941 from Wren6991/sim_lib_io_clke tree | commitdiff
2019-04-22 Clifford WolfMerge branch 'master' of https://github.com/dh73/yosys_... tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #911 from mmicko/gowin-nobram tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #909 from zachjs/master tree | commitdiff
2019-04-22 Clifford WolfMerge pull request #944 from YosysHQ/clifford/pmux2shiftx tree | commitdiff
2019-04-21 Eddie HungMerge branch 'master' into map_cells_before_map_luts tree | commitdiff
2019-04-21 Eddie HungMerge remote-tracking branch 'origin/clifford/pmux2shif... tree | commitdiff
2019-04-21 Eddie HungMerge remote-tracking branch 'origin/master' into xc7srl tree | commitdiff
2019-04-20 Clifford WolfMerge pull request #943 from YosysHQ/clifford/whitebox tree | commitdiff
2019-04-18 Clifford WolfAdd "whitebox" attribute, add "read_verilog -wb" tree | commitdiff
2019-04-01 Jim LawsonMerge remote-tracking branch 'upstream/master' tree | commitdiff
2019-03-28 Benedikt TutzerMerge remote-tracking branch 'origin/master' into featu... tree | commitdiff
2019-03-19 Eddie HungMerge https://github.com/YosysHQ/yosys into read_aiger tree | commitdiff
2019-03-14 Eddie HungMerge remote-tracking branch 'origin/master' into xc7srl tree | commitdiff
2019-03-14 Clifford WolfMerge pull request #869 from cr1901/win-shell tree | commitdiff
2019-03-13 Clifford WolfMerge pull request #868 from YosysHQ/clifford/fixmem tree | commitdiff
2019-03-12 Clifford WolfMerge pull request #866 from YosysHQ/clifford/idstuff tree | commitdiff
2019-03-11 Clifford WolfImprove determinism of IdString DB for similar scripts tree | commitdiff
2019-03-09 Clifford WolfMerge pull request #859 from smunaut/ice40_braminit tree | commitdiff
2019-03-01 Jim LawsonMerge remote-tracking branch 'upstream/master' tree | commitdiff
2019-03-01 Clifford WolfMerge pull request #836 from elmsfu/ice40_2bit_ram_rw_mode tree | commitdiff
2019-02-28 Clifford WolfMerge pull request #834 from YosysHQ/clifford/siminit tree | commitdiff
2019-02-28 Clifford WolfAdd "write_verilog -siminit" tree | commitdiff
2019-02-28 Clifford WolfMerge pull request #794 from daveshah1/ecp5improve tree | commitdiff
2019-02-26 Jim LawsonMerge remote-tracking branch 'upstream/master' tree | commitdiff
2019-02-24 Clifford WolfMerge pull request #812 from ucb-bar/arrayhierarchyfixes tree | commitdiff
2019-02-22 Clifford WolfMerge pull request #740 from daveshah1/improve_dress tree | commitdiff
2019-02-21 Clifford WolfMerge pull request #786 from YosysHQ/pmgen tree | commitdiff
2019-02-19 Eddie HungMerge pull request #805 from eddiehung/dff_init tree | commitdiff
2019-02-18 Eddie HungMerge branch 'dff_init' into read_aiger tree | commitdiff
2019-02-17 Eddie HungInstead of INIT param on cells, use initial statement... tree | commitdiff
2019-02-17 Eddie HungMerge https://github.com/YosysHQ/yosys into dff_init tree | commitdiff
2019-02-17 Eddie HungMerge https://github.com/YosysHQ/yosys into read_aiger tree | commitdiff
2019-02-17 Clifford WolfMerge branch 'master' of github.com:YosysHQ/yosys into... tree | commitdiff
2019-02-15 Jim LawsonMerge remote-tracking branch 'upstream/master' tree | commitdiff
2019-02-12 Clifford WolfMerge pull request #802 from whitequark/write_verilog_a... tree | commitdiff
2019-02-11 Jim LawsonMerge remote-tracking branch 'upstream/master' tree | commitdiff
2019-02-08 Eddie HungMerge remote-tracking branch 'origin/dff_init' into... tree | commitdiff
2019-02-06 Eddie HungRemove check for cell->name[0] == '$' tree | commitdiff
2019-02-06 Eddie HungMerge branch 'dff_init' of https://github.com/eddiehung... tree | commitdiff
2019-02-06 Eddie HungRefactor tree | commitdiff
2019-02-06 Eddie Hungwrite_verilog to cope with init attr on q when -noexpr tree | commitdiff
2019-01-29 whitequarkwrite_verilog: correctly emit asynchronous transparent... tree | commitdiff
2019-01-27 Clifford WolfMerge pull request #798 from mmicko/master tree | commitdiff
2019-01-27 Clifford WolfMerge pull request #800 from whitequark/write_verilog_t... tree | commitdiff
2019-01-27 Clifford WolfMerge branch 'whitequark-write_verilog_keyword' tree | commitdiff
2019-01-27 whitequarkwrite_verilog: write $tribuf cell as ternary. tree | commitdiff
2019-01-27 whitequarkwrite_verilog: escape names that match SystemVerilog... tree | commitdiff
2019-01-15 Clifford WolfFix handling of $shiftx in Verilog back-end tree | commitdiff
2019-01-02 Clifford WolfMerge pull request #770 from whitequark/opt_expr_cmp tree | commitdiff
2019-01-02 Clifford WolfMerge pull request #755 from Icenowy/anlogic-dram-init tree | commitdiff
2019-01-02 Clifford WolfMerge pull request #750 from Icenowy/anlogic-ff-init tree | commitdiff
2019-01-02 Clifford WolfMerge pull request #773 from whitequark/opt_lut_elim_fixes tree | commitdiff
2019-01-02 Clifford WolfMerge pull request #772 from whitequark/synth_lut tree | commitdiff
2019-01-02 Clifford WolfMerge pull request #771 from whitequark/techmap_cmp2lut tree | commitdiff
2019-01-02 Clifford WolfMerge pull request #769 from whitequark/typos tree | commitdiff
2019-01-02 whitequarkFix typographical and grammatical errors and inconsiste... tree | commitdiff
2018-12-18 Jim LawsonMerge remote-tracking branch 'upstream/master' tree | commitdiff
2018-12-17 Clifford WolfMerge pull request #746 from Icenowy/anlogic-dram tree | commitdiff
2018-12-17 Clifford WolfMerge pull request #742 from whitequark/changelog tree | commitdiff
2018-12-17 Clifford WolfMerge pull request #741 from whitequark/ilang_slice_sigspec tree | commitdiff
2018-12-17 Clifford WolfMerge pull request #744 from whitequark/write_verilog_... tree | commitdiff
2018-12-16 whitequarkwrite_verilog: handle the $shift cell. tree | commitdiff
2018-12-16 Clifford WolfMerge pull request #736 from whitequark/select_assert_list tree | commitdiff
2018-12-16 Clifford WolfMerge pull request #704 from webhat/feature/fix-awk tree | commitdiff
2018-12-16 whitequarkwrite_verilog: add a missing newline. tree | commitdiff
2018-12-16 Clifford WolfMerge pull request #738 from smunaut/issue_737 tree | commitdiff
2018-12-16 Clifford WolfMerge pull request #735 from daveshah1/trifixes tree | commitdiff
2018-12-16 Clifford WolfMerge pull request #724 from whitequark/equiv_opt tree | commitdiff
2018-12-16 Clifford WolfMerge pull request #734 from grahamedgecombe/fix-shuffl... tree | commitdiff
2018-12-16 Clifford WolfMerge pull request #730 from smunaut/ffssr_dont_touch tree | commitdiff
2018-12-16 Clifford WolfMerge pull request #729 from whitequark/write_verilog_i... tree | commitdiff
2018-12-07 whitequarkwrite_verilog: correctly map RTLIL `sync init`. tree | commitdiff
2018-10-19 Clifford WolfMerge pull request #672 from daveshah1/fix_bram tree | commitdiff
2018-10-19 Clifford WolfMerge pull request #671 from rafaeltp/master tree | commitdiff
2018-10-18 rafaeltpadding offset info to memories tree | commitdiff
2018-10-18 rafaeltpadding offset info to memories tree | commitdiff
2018-10-17 Clifford WolfMerge pull request #638 from udif/pr_reg_wire_error tree | commitdiff
2018-10-08 acw1251Fixed typo in "verilog_write" help message tree | commitdiff
next