projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
Release version 0.14
[yosys.git]
/
backends
/
2022-02-07
Miodrag Milanović
Merge pull request #3185 from YosysHQ/micko/co_sim
tree
|
commitdiff
2022-01-31
Miodrag Milanović
Merge pull request #3176 from higuoxing/fix-ref-manual
tree
|
commitdiff
2022-01-31
Marcelina Kościelnicka
verilog backend: Emit a `wire` for ports as well.
tree
|
commitdiff
2022-01-28
Marcelina Kościelnicka
Add $bmux and $demux cells.
tree
|
commitdiff
2022-01-19
Miodrag Milanović
Merge pull request #3120 from Icenowy/anlogic-bram
tree
|
commitdiff
2021-12-25
Catherine
Merge pull request #3127 from whitequark/cxxrtl-no...
tree
|
commitdiff
2021-12-25
Catherine
cxxrtl: don't reset elided wires with \init attribute.
tree
|
commitdiff
2021-12-16
Catherine
Merge pull request #3115 from whitequark/issue-3112
tree
|
commitdiff
2021-12-15
Catherine
cxxrtl: demote wires not inlinable only in debug_eval...
tree
|
commitdiff
2021-12-12
Marcelina Kościelnicka
Add clean_zerowidth pass, use it for Verilog output.
tree
|
commitdiff
2021-12-12
Catherine
Merge pull request #3105 from whitequark/cxxrtl-reset...
tree
|
commitdiff
2021-12-12
Marcelina Kościelnicka
rtlil: Dump empty connections when whole module is...
tree
|
commitdiff
2021-12-11
Catherine
cxxrtl: preserve interior memory pointers across reset.
tree
|
commitdiff
2021-12-11
Catherine
Merge pull request #3103 from whitequark/write_verilog...
tree
|
commitdiff
2021-12-11
whitequark
cxxrtl: use unique_ptr<value<>[]> to store memory contents.
tree
|
commitdiff
2021-12-11
whitequark
write_verilog: dump zero width sigspecs correctly.
tree
|
commitdiff
2021-11-25
Lofty
sta: very crude static timing analysis pass
tree
|
commitdiff
2021-11-17
Miodrag Milanović
Merge pull request #3080 from YosysHQ/micko/init_wire
tree
|
commitdiff
2021-11-17
Miodrag Milanovic
Give initial wire unique ID, fixes #2914
tree
|
commitdiff
2021-10-11
Claire Xen
Merge pull request #3039 from YosysHQ/claire/verific_aldff
tree
|
commitdiff
2021-10-11
Claire Xen
Merge pull request #3040 from YosysHQ/micko/split_modul...
tree
|
commitdiff
2021-10-09
Miodrag Milanovic
Split module ports, 20 per line
tree
|
commitdiff
2021-10-02
Marcelina Kościelnicka
Hook up $aldff support in various passes.
tree
|
commitdiff
2021-10-02
Marcelina Kościelnicka
kernel/ff: Refactor FfData to enable FFs with async...
tree
|
commitdiff
2021-09-28
Miodrag Milanović
Merge pull request #3017 from YosysHQ/claire/short_rtli...
tree
|
commitdiff
2021-09-27
Claire Xenia Wolf
Add optimization to rtlil back-end for all-x parameter...
tree
|
commitdiff
2021-09-18
Miodrag Milanović
Merge pull request #3010 from the6p4c/master
tree
|
commitdiff
2021-09-17
the6p4c
Fix protobuf backend build dependencies
tree
|
commitdiff
2021-09-10
Marcelina Kościelnicka
yosys-smtbmc: Fix reused loop variable.
tree
|
commitdiff
2021-08-10
Marcelina Kościelnicka
kernel/mem: Introduce transparency masks.
tree
|
commitdiff
2021-08-01
Marcelina Kościelnicka
backend/verilog: Add alternate mode for transparent...
tree
|
commitdiff
2021-07-28
Marcelina Kościelnicka
backends/verilog: Support meminit with mask.
tree
|
commitdiff
2021-07-20
whitequark
Merge pull request #2885 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-20
whitequark
Merge pull request #2884 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-20
whitequark
cxxrtl: treat wires with multiple defs as not inlinable.
tree
|
commitdiff
2021-07-20
whitequark
cxxrtl: treat assignable internal wires used only for...
tree
|
commitdiff
2021-07-20
whitequark
Merge pull request #2881 from whitequark/cxxrtl-sideway...
tree
|
commitdiff
2021-07-19
whitequark
cxxrtl: escape colon in variable names in VCD writer.
tree
|
commitdiff
2021-07-18
whitequark
Merge pull request #2880 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-18
whitequark
cxxrtl: add debug_item::{get,set}.
tree
|
commitdiff
2021-07-17
whitequark
Merge pull request #2879 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-17
whitequark
cxxrtl: treat internal wires used only for debug as...
tree
|
commitdiff
2021-07-16
whitequark
Merge pull request #2874 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-16
whitequark
Merge pull request #2873 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-16
whitequark
Merge pull request #2872 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-16
whitequark
cxxrtl: run hierarchy pass regardless of (*top*) attrib...
tree
|
commitdiff
2021-07-16
whitequark
cxxrtl: emit debug items for unused public wires.
tree
|
commitdiff
2021-07-16
whitequark
cxxrtl: don't expect user cell inputs to be wires.
tree
|
commitdiff
2021-07-16
whitequark
Merge pull request #2871 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-16
whitequark
cxxrtl: don't mark buffered internal wires as UNUSED...
tree
|
commitdiff
2021-07-16
whitequark
Merge pull request #2870 from whitequark/cxxrtl-fix...
tree
|
commitdiff
2021-07-15
whitequark
cxxrtl: mark dead local wires as unused even with inlin...
tree
|
commitdiff
2021-07-13
Marcelina Kościelnicka
kernel/mem: Add a coalesce_inits helper.
tree
|
commitdiff
2021-07-12
GCHQDeveloper560
Add support for the Bitwuzla solver
tree
|
commitdiff
2021-07-12
Marcelina Kościelnicka
cxxrtl: Support memory writes in processes.
tree
|
commitdiff
2021-07-12
Marcelina Kościelnicka
cxxrtl: Add support for memory read port reset.
tree
|
commitdiff
2021-07-12
Marcelina Kościelnicka
cxxrtl: Add support for mem read port initial data.
tree
|
commitdiff
2021-07-12
Marcelina Kościelnicka
cxxrtl: Convert to Mem helpers.
tree
|
commitdiff
2021-06-09
Claire Xen
Merge pull request #2817 from YosysHQ/claire/fixemails
tree
|
commitdiff
2021-06-09
Claire Xenia Wolf
Intersynth URL
tree
|
commitdiff
2021-06-07
Claire Xenia Wolf
Fixing old e-mail addresses and deadnames
tree
|
commitdiff
2021-05-27
Marcelina Kościelnicka
Make a few passes auto-call Mem::narrow instead of...
tree
|
commitdiff
2021-05-27
Marcelina Kościelnicka
backends/verilog: Add support for memory read port...
tree
|
commitdiff
2021-05-27
Marcelina Kościelnicka
backends/verilog: Add wide port support.
tree
|
commitdiff
2021-05-25
Marcelina Kościelnicka
backends/verilog: Try to preserve mem write port priori...
tree
|
commitdiff
2021-05-25
Marcelina Kościelnicka
Reject wide ports in some passes that will never suppor...
tree
|
commitdiff
2021-05-24
Marcelina Kościelnicka
backend/firrtl: Convert to use Mem helpers.
tree
|
commitdiff
2021-05-23
Marcelina Kościelnicka
btor: Use is_mem_cell in one more place.
tree
|
commitdiff
2021-05-22
Marcelina Kościelnicka
kernel/rtlil: Extract some helpers for checking memory...
tree
|
commitdiff
2021-03-30
Eddie Hung
abc9: fix SCC issues (#2694)
tree
|
commitdiff
2021-03-23
Marcelina Kościelnicka
rtlil: Fix process memwr roundtrip.
tree
|
commitdiff
2021-03-23
N. Engelhardt
Merge pull request #2696 from nakengelhardt/guidelines
tree
|
commitdiff
2021-03-23
Marcelina Kościelnicka
json: Improve the "processes in module" message a bit.
tree
|
commitdiff
2021-03-15
Marcelina Kościelnicka
json: Add support for memories.
tree
|
commitdiff
2021-03-12
whitequark
Merge pull request #2653 from zachjs/global-parameter
tree
|
commitdiff
2021-03-11
whitequark
Merge pull request #2642 from whitequark/cxxrtl-noproc...
tree
|
commitdiff
2021-03-10
Dan Ravensloft
Replace assert in xaiger with more useful error message
tree
|
commitdiff
2021-03-09
whitequark
Merge pull request #2643 from zachjs/fix-param-no-defau...
tree
|
commitdiff
2021-03-08
Marcelina Kościelnicka
Add support for memory writes in processes.
tree
|
commitdiff
2021-03-07
whitequark
cxxrtl: don't assert on edge sync rules tied to a constant.
tree
|
commitdiff
2021-03-07
whitequark
cxxrtl: allow `always` sync rules in debug_eval.
tree
|
commitdiff
2021-03-07
whitequark
Merge pull request #2626 from zachjs/param-no-default
tree
|
commitdiff
2021-03-07
whitequark
Merge pull request #2632 from zachjs/width-limit
tree
|
commitdiff
2021-03-05
whitequark
Merge pull request #2635 from whitequark/cxxrtl-memrd...
tree
|
commitdiff
2021-03-05
whitequark
Merge pull request #2634 from whitequark/cxxrtl-debug...
tree
|
commitdiff
2021-03-05
whitequark
Merge pull request #2633 from whitequark/cxxrtl-no-top
tree
|
commitdiff
2021-03-05
whitequark
cxxrtl: follow aliases to outlines when emitting $memrd...
tree
|
commitdiff
2021-03-05
whitequark
cxxrtl: add pass debug flag to show assigned wire types.
tree
|
commitdiff
2021-03-05
whitequark
cxxrtl: don't crash on empty designs.
tree
|
commitdiff
2021-03-01
Claire Xen
Merge pull request #2523 from tomverbeure/define_synthesis
tree
|
commitdiff
2021-03-01
Claire Xen
Merge pull request #2524 from bkbncn/patch-1
tree
|
commitdiff
2021-03-01
whitequark
Merge pull request #2615 from zachjs/genrtlil-conflict
tree
|
commitdiff
2021-02-25
whitequark
Merge pull request #2554 from hzeller/master
tree
|
commitdiff
2021-02-25
Marcelina Kościelnicka
btor, smt2, smv: Add a hint on how to deal with funny...
tree
|
commitdiff
2021-02-12
gatecat
Merge pull request #2585 from YosysHQ/dave/nexus-dotproduct
tree
|
commitdiff
2021-02-03
whitequark
Merge pull request #2436 from dalance/fix_generate
tree
|
commitdiff
2021-01-29
whitequark
Merge pull request #2564 from whitequark/flatten-improv...
tree
|
commitdiff
2021-01-28
Claire Xen
Merge pull request #2535 from Ravenslofty/scc-specify
tree
|
commitdiff
2021-01-26
whitequark
Merge pull request #2563 from whitequark/cxxrtl-msvc
tree
|
commitdiff
2021-01-26
whitequark
Merge pull request #2544 from modwizcode/fix-clock
tree
|
commitdiff
next