projects / gem5.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
python: added __nonzero__ function to SimObject Bool params
[gem5.git] / configs /
2012-04-06 Brad Beckmannrubytest: seperated read and write ports. tree | commitdiff
2012-04-06 Andreas HanssonMEM: Enable multiple distributed generalized memories tree | commitdiff
2012-04-05 Nilay VaishConfig: corrects the way Ruby attaches to the DMA ports tree | commitdiff
2012-04-05 Andreas HanssonRuby: Fix the example configurations option parsing tree | commitdiff
2012-04-03 Andreas HanssonAtomic: Remove the physmem_port and access memory directly tree | commitdiff
2012-03-30 Andreas HanssonRuby: Remove the physMemPort and instead access memory... tree | commitdiff
2012-03-28 Nilay VaishConfig: Change the way options are added tree | commitdiff
2012-03-27 Nilay VaishConfig: Move setWorkCountOptions() to Simulation.py tree | commitdiff
2012-03-16 Nilay Vaishruby_fs.py: Add call to createInterruptController() tree | commitdiff
2012-03-16 Nilay VaishFSConfig.py: fix a typo makeLinuxAlphaRubySystem tree | commitdiff
2012-03-11 Nilay Vaishse.py: Changes to ruby portion due to SE/FS merge tree | commitdiff
2012-03-09 Ali SaidiARM: Fix memory starting at non-zero address and exceed... tree | commitdiff
2012-03-09 Geoffrey BlakeCheckerCPU: Make CheckerCPU runtime selectable instead... tree | commitdiff
2012-03-09 Ali Saidicache: Allow main memory to be at disjoint address... tree | commitdiff
2012-03-01 Ali SaidiARM: Add support for Versatile Express extended memory map tree | commitdiff
2012-03-01 Nilay Vaishx86: Fix switching of CPUs tree | commitdiff
2012-03-01 Nilay VaishConfig: make option ruby available always tree | commitdiff
2012-02-26 Gabe BlackMake the IO bridge accept address headed to all the... tree | commitdiff
2012-02-14 Andreas HanssonMEM: Fix residual bus ports and make them master/slave tree | commitdiff
2012-02-14 Andreas HanssonScript: Fix the scripts that use the num_cpus cache... tree | commitdiff
2012-02-14 Andreas HanssonMEM: Fix master/slave ports in Ruby and non-regression... tree | commitdiff
2012-02-13 Andreas HanssonMEM: Introduce the master/slave port roles in the Pytho... tree | commitdiff
2012-02-12 Ali Saidiconfigs: fix minor config bugs posted on the mailing... tree | commitdiff
2012-02-12 Mrinmoy Ghoshprefetcher: Make prefetcher a sim object instead of... tree | commitdiff
2012-02-05 Gabe BlackX86: Rename the bridge which allows commnication back... tree | commitdiff
2012-02-01 Ali Saidiconfigs: More fixes for the memory system updates tree | commitdiff
2012-02-01 Gabe BlackMerge ... head, hopefully the last time for this batch. tree | commitdiff
2012-01-31 Gabe BlackMerge with main repository. tree | commitdiff
2012-01-30 Andreas HanssonRuby: Connect system port in Ruby network test tree | commitdiff
2012-01-29 Gabe BlackYet another merge with the main repository. tree | commitdiff
2012-01-29 Nilay VaishConfig: Enable O3 CPU and Ruby in FS mode tree | commitdiff
2012-01-28 Gabe BlackSE/FS: Get rid of FULL_SYSTEM in the configs directory tree | commitdiff
2012-01-28 Gabe BlackSE/FS: Make SE vs. FS mode a runtime parameter. tree | commitdiff
2012-01-28 Gabe BlackMerge with the main repo. tree | commitdiff
2012-01-26 Ronald Dreslinskiconfigs: actually add ARMv7a-like cpu/cache file tree | commitdiff
2012-01-26 Ronald Dreslinskiconfigs: A more realistic configuration of an ARM-like... tree | commitdiff
2012-01-25 Andreas HanssonMEM: Fix fs.py by specifying the range size rather... tree | commitdiff
2012-01-16 Gabe BlackMerge yet again with the main repository. tree | commitdiff
2012-01-23 Nilay VaishConfig: Enable using O3 CPU and Ruby in SE mode tree | commitdiff
2012-01-23 Nilay VaishO3, Ruby: Forward invalidations from Ruby to O3 CPU tree | commitdiff
2012-01-17 Andreas HanssonMEM: Removing the default port peer from Python ports tree | commitdiff
2012-01-17 Andreas HanssonMEM: Make the bus bridge unidirectional and fixed addre... tree | commitdiff
2012-01-17 Andreas HanssonMEM: Add port proxies instead of non-structural ports tree | commitdiff
2012-01-11 Nilay VaishRuby: Use map option for selecting b/w sparse and memor... tree | commitdiff
2012-01-11 Nilay VaishConfig: Add support for restoring using a timing CPU tree | commitdiff
2012-01-11 Nilay VaishRuby: remove the files related to the tracer tree | commitdiff
2012-01-10 Ali SaidiAutomated merge with ssh://repo.gem5.org/gem5 tree | commitdiff
2012-01-10 Nilay VaishConfig: Remove short option string for cpu type tree | commitdiff
2012-01-10 Ali SaidiARM: Add support for running multiple systems tree | commitdiff
2012-01-10 Ali SaidiARM: Add support for initparam m5 op tree | commitdiff
2012-01-10 Ali Saidicpu2000: Add missing art benchmark to all tree | commitdiff
2012-01-07 Nilay VaishMerged with Nate's commit tree | commitdiff
2012-01-07 Nilay VaishRuby Cache: Add param for marking caches as instruction... tree | commitdiff
2012-01-07 Gabe BlackAnother merge with the main repository. tree | commitdiff
2012-01-07 Gabe BlackMerge with the main repository again. tree | commitdiff
2012-01-07 Gabe BlackMerge with main repository. tree | commitdiff
2012-01-05 Nilay VaishConfig: Add an option of type 'choice' for cpu type tree | commitdiff
2011-12-15 Anthony GutierrezARM: Update config files for Android/BBench images... tree | commitdiff
2011-12-01 glohconfig: command line option to specify ruby output... tree | commitdiff
2011-12-01 Chris EmmonsVNC: Add support for capturing frame buffer to file... tree | commitdiff
2011-12-01 Chander SudanthiO3: Remove hardcoded tgts_per_mshr in O3CPU.py. tree | commitdiff
2011-11-04 Tushar KrishnaGARNET: adding a fault model for resilient on-chip... tree | commitdiff
2011-10-30 Nilay VaishCommit due to merge. tree | commitdiff
2011-10-29 Nilay VaishRuby FS: Add the options for kernel and simulation... tree | commitdiff
2011-10-19 Ali SaidiARM: Fix small bug in config script that prevents andro... tree | commitdiff
2011-08-19 Ali SaidiARM: Add some MP regressions and clean up the disk... tree | commitdiff
2011-08-19 Ali SaidiARM: Add VExpress_E support with PCIe to gem5 tree | commitdiff
2011-08-19 Ali SaidiARM: Add support for Versatile Express boards tree | commitdiff
2011-08-02 Nilay VaishScons: Drop RUBY as compile time option. tree | commitdiff
2011-07-26 Nilay VaishRuby: Fix instantiations of DMA controller and sequencer tree | commitdiff
2011-07-25 Nilay VaishMerged with Gabe's changeset. tree | commitdiff
2011-07-25 Nilay VaishRuby: Fix dma controller configs/ruby/MI_example.py tree | commitdiff
2011-07-12 Nilay Vaishse.py: Fixes the way ruby's options are added tree | commitdiff
2011-07-03 Nilay VaishMerged with Gabe's recent changes. tree | commitdiff
2011-07-03 Nilay VaishNetwork_test: Conform it with functional access changes... tree | commitdiff
2011-07-01 Brad Beckmannconfig: removed unnecessary slashes tree | commitdiff
2011-07-01 Brad Beckmann ext... Ruby: Add support for functional accesses tree | commitdiff
2011-06-17 Gedare BloomARM: Add m5ops and related support for workbegin()... tree | commitdiff
2011-05-23 Steve Reinhardtconfig: revamp x86 config to avoid appending to SimObje... tree | commitdiff
2011-05-23 Steve Reinhardtconfig: tweak ruby configs to clean up hierarchy tree | commitdiff
2011-05-23 Korey Sewellconfigs: missed spot progress-interval change tree | commitdiff
2011-05-21 Tushar Krishnaconfigs: remove -p from ruby_network_test.py tree | commitdiff
2011-05-20 Korey Sewellconfigs: cleanup redundant/unused options tree | commitdiff
2011-05-07 Tushar KrishnaNetworkTest: added sim_cycles parameter to the network... tree | commitdiff
2011-05-05 Ali SaidiARM: Configure bootloader parameters tree | commitdiff
2011-04-29 Brad Beckmannnetwork: basic link bw for garnet and simple networks tree | commitdiff
2011-04-29 Brad Beckmannnetwork: convert links & switches to first class C... tree | commitdiff
2011-04-21 Nathan Binkertpython: fix another bug from changes to main.py tree | commitdiff
2011-04-04 Ali SaidiARM: Include IDE/CF controller by default in PBX model. tree | commitdiff
2011-04-04 Anthony GutierrezSim: Fix Simulation.py to allow more than 1 core for... tree | commitdiff
2011-03-28 Somayeh SardashtiThis patch supports cache flushing in MOESI_hammer tree | commitdiff
2011-03-28 Nilay VaishConfig: Import math in MI_example.py tree | commitdiff
2011-03-25 Brad Beckmannruby: fixed cache index setting tree | commitdiff
2011-03-22 Tushar KrishnaThis patch adds the network tester for simple and garne... tree | commitdiff
2011-03-20 Lisa Hsuconfigs: combine ruby_se.py and se.py to avoid all... tree | commitdiff
2011-03-20 Lisa Hsuenable x86 workloads on se.py tree | commitdiff
2011-03-20 Lisa Hsuse.py: Modify script to make multiprogramming much... tree | commitdiff
2011-03-18 Ali SaidiAutomated merge with ssh://hg@repo.m5sim.org/m5 tree | commitdiff
2011-03-18 Ali SaidiARM: Bare metal system should have 256MB of RAM. tree | commitdiff
2011-03-18 Ali SaidiMem: Fix issue with dirty block being lost when entire... tree | commitdiff
next