dcache: Rework RAM wrapper to synthetize better on Xilinx
[microwatt.git] / core_debug.vhdl
2020-05-19 Anton BlanchardMerge branch 'master' into litedram
2020-05-19 Anton BlanchardMerge pull request #176 from antonblanchard/console...
2020-05-19 Anton BlanchardMerge pull request #174 from antonblanchard/yosys-fixes
2020-05-18 Anton BlanchardMerge pull request #169 from paulusmack/mmu
2020-05-14 Paul MackerrasMerge branch 'mmu'
2020-05-08 Paul Mackerrasdebug: Provide a way to examine GPRs, fast SPRs and MSR
2019-10-10 Anton BlanchardMerge pull request #79 from deece/uart_address
2019-10-09 Anton BlanchardMerge pull request #83 from paulusmack/logical
2019-10-09 Anton BlanchardMerge pull request #81 from antonblanchard/logical
2019-10-09 Anton BlanchardMerge pull request #82 from antonblanchard/icache-set...
2019-10-08 Benjamin Herrenschmidtfetch/icache: Fit icache in BRAM
2019-09-24 Anton BlanchardMerge branch 'divider' of https://github.com/paulusmack...
2019-09-24 Anton BlanchardMerge pull request #69 from antonblanchard/debug-module
2019-09-20 Benjamin HerrenschmidtAdd core debug module