back.verilog: remove debug code.
[nmigen.git] / examples / ctrl.py
2018-12-13 whitequarkfhdl.ir: implement clock domain propagation.
2018-12-12 whitequarkfhdl.dsl: comb/sync/sync.pix→d.comb/d.sync/d.pix.
2018-12-12 whitequarkInitial commit.