projects
/
nmigen.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
back.pysim: close .vcd/.gtkw files on context manager exit.
[nmigen.git]
/
examples
/
2018-12-14
whitequark
back.pysim: more general clean-up.
tree
|
commitdiff
2018-12-14
whitequark
back.pysim: if requested, write a gtkw file with a...
tree
|
commitdiff
2018-12-14
whitequark
back.pysim: implement "sync processes", like migen...
tree
|
commitdiff
2018-12-14
whitequark
back.pysim: allow suspending processes until a tick...
tree
|
commitdiff
2018-12-13
whitequark
back.pysim: fix handling of process termination.
tree
|
commitdiff
2018-12-13
whitequark
back.pysim: new simulator backend (WIP).
tree
|
commitdiff
2018-12-13
whitequark
fhdl, back: trace and emit source locations of values.
tree
|
commitdiff
2018-12-13
whitequark
fhdl.ir: implement clock domain propagation.
tree
|
commitdiff
2018-12-13
whitequark
fhdl.dsl: use less error-prone Switch/Case two-level...
tree
|
commitdiff
2018-12-12
whitequark
fhdl.ir: fix port threading code.
tree
|
commitdiff
2018-12-12
whitequark
fhdl.dsl: comb/sync/sync.pix→d.comb/d.sync/d.pix.
tree
|
commitdiff
2018-12-12
whitequark
genlib.cdc.MultiReg: pull in from Migen.
tree
|
commitdiff
2018-12-12
whitequark
ClockDomain.{rst→reset}, for consistency with ResetInse...
tree
|
commitdiff
2018-12-12
whitequark
Initial commit.
tree
|
commitdiff