projects
/
yosys.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Behavior should be identical now to rev. 0b4a64ac6adbd6 (next: testing before constfo...
[yosys.git]
/
frontends
/
ast
/
genrtlil.cc
2013-11-02
Clifford Wolf
Behavior should be identical now to rev. 0b4a64ac6adbd6...
blob
|
commitdiff
|
raw
2013-11-02
Clifford Wolf
Various ast changes for early expression width detectio...
blob
|
commitdiff
|
raw
|
diff to current
2013-10-24
Clifford Wolf
Fixed handling of boolean attributes (frontends)
blob
|
commitdiff
|
raw
|
diff to current
2013-08-19
Clifford Wolf
Fixed width and sign detection for ** operator
blob
|
commitdiff
|
raw
|
diff to current
2013-08-12
Clifford Wolf
Added support for "2**n" shifter encoding
blob
|
commitdiff
|
raw
|
diff to current
2013-08-09
Clifford Wolf
Added $div and $mod technology mapping
blob
|
commitdiff
|
raw
|
diff to current
2013-07-12
Clifford Wolf
More fixes in ternary op sign handling
blob
|
commitdiff
|
raw
|
diff to current
2013-07-11
Clifford Wolf
Fixed sign handling in ternary operator
blob
|
commitdiff
|
raw
|
diff to current
2013-07-11
Clifford Wolf
Another vloghammer related bugfix
blob
|
commitdiff
|
raw
|
diff to current
2013-07-09
Clifford Wolf
Fixed sign propagation in bit-wise operators
blob
|
commitdiff
|
raw
|
diff to current
2013-07-09
Clifford Wolf
More fixes in ast expression sign/width handling
blob
|
commitdiff
|
raw
|
diff to current
2013-07-09
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
blob
|
commitdiff
|
raw
|
diff to current
2013-07-09
Clifford Wolf
Major redesign of expr width/sign detecion (verilog...
blob
|
commitdiff
|
raw
|
diff to current
2013-07-07
Clifford Wolf
Fixed another bug found using vloghammer
blob
|
commitdiff
|
raw
|
diff to current
2013-07-04
Clifford Wolf
Added defparam support to Verilog/AST frontend
blob
|
commitdiff
|
raw
|
diff to current
2013-06-13
Clifford Wolf
More fixes for bugs found using xsthammer
blob
|
commitdiff
|
raw
|
diff to current
2013-06-10
Clifford Wolf
Sign-extension related fixes in SatGen and AST frontend
blob
|
commitdiff
|
raw
|
diff to current
2013-06-10
Clifford Wolf
Fixes and improvements in AST const folding
blob
|
commitdiff
|
raw
|
diff to current
2013-06-10
Clifford Wolf
Enabled AST/Verilog front-end optimizations per default
blob
|
commitdiff
|
raw
|
diff to current
2013-05-16
Clifford Wolf
Merge branch 'bugfix'
blob
|
commitdiff
|
raw
|
diff to current
2013-04-13
Clifford Wolf
Fixed a bug in AST frontend for cases with non-blocking...
blob
|
commitdiff
|
raw
|
diff to current
2013-03-31
Clifford Wolf
Now only use value from "initial" when no matching...
blob
|
commitdiff
|
raw
|
diff to current
2013-03-31
Clifford Wolf
Added AST_INITIAL (before verilog "initial" was mapped...
blob
|
commitdiff
|
raw
|
diff to current
2013-03-26
Clifford Wolf
Fixed handling of unconditional generate blocks
blob
|
commitdiff
|
raw
|
diff to current
2013-03-25
Clifford Wolf
Added nosync attribute and some async reset related...
blob
|
commitdiff
|
raw
|
diff to current
2013-02-27
Clifford Wolf
Moved stand-alone libs to libs/ directory and added...
blob
|
commitdiff
|
raw
|
diff to current
2013-01-05
Clifford Wolf
initial import
blob
|
commitdiff
|
raw
|
diff to current