Implemented part/bit select on memory read
[yosys.git] / frontends / verilog / parser.y
2013-11-20 Clifford WolfImplemented part/bit select on memory read
2013-11-20 Clifford WolfAdded init= attribute for fpga-style reset values
2013-11-19 Clifford WolfFixed parsing of module arguments when one type is...
2013-11-13 Clifford WolfFixed parsing of "parameter integer"
2013-11-07 Clifford WolfVarious fixes for correct parameter support
2013-10-24 Clifford WolfFixed handling of boolean attributes (frontends)
2013-10-24 Clifford WolfFixed handling of boolean attributes (kernel)
2013-07-04 Clifford WolfAdded defparam support to Verilog/AST frontend
2013-06-13 Clifford WolfMore fixes for bugs found using xsthammer
2013-06-07 Clifford WolfAdded SAT generator and simple sat_solve command
2013-05-16 Clifford WolfMerge branch 'bugfix'
2013-03-31 Clifford WolfAdded AST_INITIAL (before verilog "initial" was mapped...
2013-03-23 Clifford WolfTiny fixes to verilog parser
2013-02-26 Clifford WolfAdded support for verilog genblock[index].member syntax
2013-01-16 Clifford WolfAdded support for "always @(*)"
2013-01-05 Clifford Wolfinitial import