projects / yosys.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Add SigSpec::is_fully_ones()
[yosys.git] / frontends /
2017-12-10 Clifford WolfAdd support for Verific PRIM_SVA_NOT properties tree | commitdiff
2017-12-09 Clifford WolfAdd Verific OPER_SVA_STABLE support tree | commitdiff
2017-12-09 Clifford WolfRefactoring Verific SVA rewriter tree | commitdiff
2017-12-02 Clifford WolfFix error handling for nested always/initial tree | commitdiff
2017-11-28 Clifford WolfMerge pull request #462 from daveshah1/up5k tree | commitdiff
2017-11-24 Clifford WolfMerge pull request #446 from mithro/travis-rework tree | commitdiff
2017-11-23 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys tree | commitdiff
2017-11-23 Clifford WolfAdd Verilog "automatic" keyword (ignored in synthesis) tree | commitdiff
2017-11-18 Clifford WolfMerge pull request #455 from daveshah1/up5k tree | commitdiff
2017-11-18 Clifford WolfAccept real-valued delay values tree | commitdiff
2017-11-18 Clifford WolfMerge pull request #452 from cr1901/master tree | commitdiff
2017-11-14 William D. JonesAccommodate Windows-style paths during include-file... tree | commitdiff
2017-11-09 dh73Merge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-10-25 Clifford WolfRemove vhdl2verilog tree | commitdiff
2017-10-20 Clifford WolfRemove all PSL support code from verific.cc tree | commitdiff
2017-10-13 Clifford WolfAdd "verific -vlog-libdir" tree | commitdiff
2017-10-13 Clifford WolfAdd "verific -vlog-incdir" and "verific -vlog-define" tree | commitdiff
2017-10-13 Clifford WolfUpdate Verific README tree | commitdiff
2017-10-12 Clifford WolfMerge pull request #434 from Kmanfi/vector_fix tree | commitdiff
2017-10-12 Clifford WolfAdd Verific fairness/liveness support tree | commitdiff
2017-10-10 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys tree | commitdiff
2017-10-10 Clifford WolfStart work on pre-processor for Verific SVA properties tree | commitdiff
2017-10-10 Clifford WolfRemove some dead code tree | commitdiff
2017-10-10 Clifford WolfAllow $past, $stable, $rose, $fell in $global_clock... tree | commitdiff
2017-10-05 Clifford WolfImprove handling of Verific errors tree | commitdiff
2017-10-04 Clifford WolfImprove Verific error handling, check VHDL static asserts tree | commitdiff
2017-10-04 Clifford WolfFix nasty bug in Verific bindings tree | commitdiff
2017-10-03 Clifford WolfMerge branch 'pr_ast_const_funcs' of https://github... tree | commitdiff
2017-10-03 Clifford WolfMerge branch 'fix_shift_reduce_conflict' of https:... tree | commitdiff
2017-09-30 Udi FinkelsteinTurned a few member functions into const, esp. dumpAst... tree | commitdiff
2017-09-30 Udi FinkelsteinResolved classical Bison IF/THEN/ELSE shift/reduce... tree | commitdiff
2017-09-29 Clifford WolfAllow $size and $bits in verilog mode, actually check... tree | commitdiff
2017-09-29 Clifford WolfMerge pull request #425 from udif/udif_dollar_bits tree | commitdiff
2017-09-27 Clifford WolfIncrease maximum LUT size in blifparse to 12 bits tree | commitdiff
2017-09-26 Udi Finkelstein$size() now works correctly for all cases! tree | commitdiff
2017-09-26 Udi Finkelstein$size() seems to work now with or without the optional... tree | commitdiff
2017-09-26 Clifford WolfParse reals as string in JSON front-end tree | commitdiff
2017-09-26 Clifford WolfMerge branch 'vlogpp-inc-fixes' tree | commitdiff
2017-09-26 Clifford WolfMinor coding style fix tree | commitdiff
2017-09-26 Clifford WolfMerge branch 'master' of https://github.com/combinatory... tree | commitdiff
2017-09-26 Udi Finkelsteinenable $bits() and $size() functions only when the... tree | commitdiff
2017-09-26 Udi FinkelsteinAdded $bits() for memories as well. tree | commitdiff
2017-09-26 Udi Finkelstein$size() now works with memories as well! tree | commitdiff
2017-09-26 Udi FinkelsteinAdd $size() function. At the moment it works only on... tree | commitdiff
2017-09-25 Clifford WolfFix ignoring of simulation timings so that invalid... tree | commitdiff
2017-09-21 combinatorylogicAdding support for string macros and macros with argume... tree | commitdiff
2017-08-15 Clifford WolfMerge branch 'rmports' of https://github.com/azonenberg... tree | commitdiff
2017-08-14 Clifford WolfMerge pull request #381 from azonenberg/countfix tree | commitdiff
2017-08-14 Clifford WolfMerge pull request #383 from azonenberg/abcfnames tree | commitdiff
2017-08-14 Clifford WolfMerge pull request #382 from azonenberg/jsoniofix tree | commitdiff
2017-08-14 Robert Oujson: Parse inout correctly rather than as an output tree | commitdiff
2017-07-28 Clifford WolfAdd merging of "past FFs" to verific importer tree | commitdiff
2017-07-28 Clifford WolfAdd minimal support for PSL in VHDL via Verific tree | commitdiff
2017-07-28 Clifford WolfImprove Verific HDL language options tree | commitdiff
2017-07-28 Clifford WolfFix handling of non-user-declared Verific netbus tree | commitdiff
2017-07-27 Clifford WolfImprove Verific SVA importer tree | commitdiff
2017-07-27 Clifford WolfAdd log_warning_noprefix() API, Use for Verific warning... tree | commitdiff
2017-07-27 Clifford WolfAdd "verific -import -n" and "verific -import -nosva" tree | commitdiff
2017-07-27 Clifford WolfImprove Verific SVA import: negedge and $past tree | commitdiff
2017-07-27 Clifford WolfImprove Verific SVA importer tree | commitdiff
2017-07-26 Clifford WolfImprove Verific bindings (mostly related to SVA) tree | commitdiff
2017-07-25 Clifford WolfImprove "help verific" message tree | commitdiff
2017-07-25 Clifford WolfAdd "verific -extnets" tree | commitdiff
2017-07-25 Clifford WolfImprove "verific -all" handling tree | commitdiff
2017-07-24 Clifford WolfAdd "verific -import -d <dump_file" tree | commitdiff
2017-07-24 Clifford WolfAdd "verific -import -flatten" and "verific -import -v" tree | commitdiff
2017-07-22 Clifford WolfAdd "verific -import -k" tree | commitdiff
2017-07-22 Clifford WolfImprove docs for verific bindings, add simply sby example tree | commitdiff
2017-07-21 Clifford WolfFix "read_blif -wideports" handling of cells with wide... tree | commitdiff
2017-07-21 Clifford WolfAdd a paragraph about pre-defined macros to read_verilo... tree | commitdiff
2017-07-10 Clifford WolfAdd attributes and parameter support to JSON front-end tree | commitdiff
2017-07-08 Clifford WolfAdd JSON front-end tree | commitdiff
2017-07-04 Clifford WolfAdd Verific Release information to log tree | commitdiff
2017-06-07 Clifford WolfFix generation of vlogtb output in yosys-smtbmc for... tree | commitdiff
2017-06-01 Clifford WolfFix handling of Verilog ~& and ~| operators tree | commitdiff
2017-04-30 Clifford WolfAdd support for localparam in module header tree | commitdiff
2017-04-26 Clifford WolfAdd support for `resetall compiler directive tree | commitdiff
2017-03-14 Clifford WolfFix verilog pre-processor for multi-level relative... tree | commitdiff
2017-03-01 Clifford WolfAllow $anyconst, etc. in non-formal SV mode tree | commitdiff
2017-02-25 Clifford WolfMerge branch 'master' of https://github.com/klammerj... tree | commitdiff
2017-02-25 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys tree | commitdiff
2017-02-25 Clifford WolfAdd $live and $fair cell types, add support for s_event... tree | commitdiff
2017-02-24 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-02-23 Clifford WolfAdd support for SystemVerilog unique, unique0, and... tree | commitdiff
2017-02-23 Clifford WolfPreserve string parameters tree | commitdiff
2017-02-23 Clifford WolfAdded SystemVerilog support for ++ and -- tree | commitdiff
2017-02-14 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-02-14 Clifford WolfFix incorrect "incompatible re-declaration of wire... tree | commitdiff
2017-02-11 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-02-11 Clifford WolfAdd support for verific mem initialization tree | commitdiff
2017-02-11 Clifford WolfFix another stupid bug in the same line tree | commitdiff
2017-02-11 Clifford WolfAdd verific support for initialized variables tree | commitdiff
2017-02-11 Clifford WolfImprove handling of Verific warnings and error messages tree | commitdiff
2017-02-11 Clifford WolfFix extremely stupid typo tree | commitdiff
2017-02-11 Clifford WolfMerge branch 'master' of https://github.com/stv0g/yosys... tree | commitdiff
2017-02-09 Clifford WolfAdd checker support to verilog front-end tree | commitdiff
2017-02-09 Clifford WolfAdd "rand" and "rand const" verific support tree | commitdiff
2017-02-09 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-02-08 Clifford WolfAdd SV "rand" and "const rand" support tree | commitdiff
2017-02-08 Clifford WolfAdd PSL parser mode to verific front-end tree | commitdiff
next