projects / yosys.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Improve smt2 encodings of assert/assume/cover, better wire_smt2 help msg
[yosys.git] / frontends /
2017-03-01 Clifford WolfAllow $anyconst, etc. in non-formal SV mode tree | commitdiff
2017-02-25 Clifford WolfMerge branch 'master' of https://github.com/klammerj... tree | commitdiff
2017-02-25 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys tree | commitdiff
2017-02-25 Clifford WolfAdd $live and $fair cell types, add support for s_event... tree | commitdiff
2017-02-24 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-02-23 Clifford WolfAdd support for SystemVerilog unique, unique0, and... tree | commitdiff
2017-02-23 Clifford WolfPreserve string parameters tree | commitdiff
2017-02-23 Clifford WolfAdded SystemVerilog support for ++ and -- tree | commitdiff
2017-02-14 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-02-14 Clifford WolfFix incorrect "incompatible re-declaration of wire... tree | commitdiff
2017-02-11 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-02-11 Clifford WolfAdd support for verific mem initialization tree | commitdiff
2017-02-11 Clifford WolfFix another stupid bug in the same line tree | commitdiff
2017-02-11 Clifford WolfAdd verific support for initialized variables tree | commitdiff
2017-02-11 Clifford WolfImprove handling of Verific warnings and error messages tree | commitdiff
2017-02-11 Clifford WolfFix extremely stupid typo tree | commitdiff
2017-02-11 Clifford WolfMerge branch 'master' of https://github.com/stv0g/yosys... tree | commitdiff
2017-02-09 Clifford WolfAdd checker support to verilog front-end tree | commitdiff
2017-02-09 Clifford WolfAdd "rand" and "rand const" verific support tree | commitdiff
2017-02-09 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-02-08 Clifford WolfAdd SV "rand" and "const rand" support tree | commitdiff
2017-02-08 Clifford WolfAdd PSL parser mode to verific front-end tree | commitdiff
2017-02-06 Clifford WolfAdd "read_blif -wideports" tree | commitdiff
2017-02-04 Clifford WolfFurther improve cover() support tree | commitdiff
2017-02-04 Clifford WolfAdd $cover cell type and SVA cover() support tree | commitdiff
2017-02-04 Clifford WolfAdd assert/assume support to verific front-end tree | commitdiff
2017-01-31 Clifford WolfMerge branch 'opt_compare_pr' of https://github.com... tree | commitdiff
2017-01-26 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys tree | commitdiff
2017-01-17 Clifford WolfAdd "enum" and "typedef" lexer support tree | commitdiff
2017-01-15 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-01-15 Clifford WolfFix bug in AstNode::mem2reg_as_needed_pass2() tree | commitdiff
2017-01-05 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2017-01-05 Clifford WolfFixed handling of local memories in functions tree | commitdiff
2017-01-04 Clifford WolfAdded handling of local memories and error for local... tree | commitdiff
2017-01-03 Clifford WolfAdded Verilog $rtoi and $itor support tree | commitdiff
2016-12-23 Andrew ZonenbergMerge pull request #1 from azonenberg-hk/master tree | commitdiff
2016-12-17 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2016-12-15 Clifford WolfAdded "verilog_defines" command tree | commitdiff
2016-11-28 Clifford WolfAdded support for macros as include file names tree | commitdiff
2016-11-28 Clifford WolfBugfix in "read_verilog -D NAME=VAL" handling tree | commitdiff
2016-11-15 Clifford WolfAdded support for hierarchical defparams tree | commitdiff
2016-11-15 Clifford WolfRemember global declarations and defines accross read_v... tree | commitdiff
2016-11-04 Clifford WolfFixed anonymous genblock object names tree | commitdiff
2016-11-01 Clifford WolfSome fixes in handling of signed arrays tree | commitdiff
2016-10-22 Clifford WolfAdded avail params to ilang format, check module params... tree | commitdiff
2016-10-19 Clifford WolfNo limit for length of lines in BLIF front-end tree | commitdiff
2016-10-14 Clifford WolfAdded $anyseq cell type tree | commitdiff
2016-10-14 Clifford WolfAdded $global_clock verilog syntax support for creating... tree | commitdiff
2016-10-11 Clifford WolfAdded $ff and $_FF_ cell types tree | commitdiff
2016-09-23 Clifford WolfAdded liberty parser support for types within cell... tree | commitdiff
2016-09-23 Clifford WolfMerge branch 'master' of https://github.com/brouhaha... tree | commitdiff
2016-09-18 Clifford WolfAdded $past, $stable, $rose, $fell SVA functions tree | commitdiff
2016-09-18 Clifford WolfAdded support for bus interfaces to "read_liberty ... tree | commitdiff
2016-09-06 Clifford WolfAdded assertpmux tree | commitdiff
2016-09-06 Clifford WolfBugfix in parsing of BLIF latch init values tree | commitdiff
2016-09-06 Clifford WolfAvoid creation of bogus initial blocks for assert/assum... tree | commitdiff
2016-08-30 Clifford WolfAdded $anyconst support to yosys-smtbmc tree | commitdiff
2016-08-30 Clifford WolfRemoved $aconst cell type tree | commitdiff
2016-08-28 Clifford WolfRemoved $predict again tree | commitdiff
2016-08-26 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys tree | commitdiff
2016-08-26 Clifford WolfMerge pull request #215 from frznchckn/to_upstream tree | commitdiff
2016-08-26 Clifford WolfAdded read_verilog -norestrict -assume-asserts tree | commitdiff
2016-08-25 Clifford WolfImproved verilog parser errors tree | commitdiff
2016-08-24 Clifford WolfAdded SV "restrict" keyword tree | commitdiff
2016-08-22 Clifford WolfFixed bug with memories that do not have a down-to... tree | commitdiff
2016-08-21 Clifford WolfAnother bugfix in mem2reg code tree | commitdiff
2016-08-21 Clifford WolfMinor improvements to AstNode::dumpAst() and AstNode... tree | commitdiff
2016-08-20 Clifford WolfFixed finish_addr handling in $readmemh/$readmemb tree | commitdiff
2016-08-19 Clifford WolfOptimize memory address port width in wreduce and memor... tree | commitdiff
2016-08-10 Clifford WolfOnly allow posedge/negedge with 1 bit wide signals tree | commitdiff
2016-08-06 Clifford WolfFixed bug in parsing real constants tree | commitdiff
2016-07-30 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys tree | commitdiff
2016-07-27 Clifford WolfAdded $anyconst and $aconst tree | commitdiff
2016-07-27 Clifford WolfAdded "read_verilog -dump_rtlil" tree | commitdiff
2016-07-25 Clifford WolfFixed a verilog parser memory leak tree | commitdiff
2016-07-25 Clifford WolfFixed parsing of empty positional cell ports tree | commitdiff
2016-07-23 Clifford WolfNo tristate warning message for "read_verilog -lib" tree | commitdiff
2016-07-21 Clifford WolfUsing $initstate in "initial assume" and "initial assert" tree | commitdiff
2016-07-21 Clifford WolfAdded $initstate cell type and vlog function tree | commitdiff
2016-07-21 Clifford WolfAfter reading the SV spec, using non-standard predict... tree | commitdiff
2016-07-13 Clifford WolfAdded basic support for $expect cells tree | commitdiff
2016-07-08 Clifford WolfFixed mem assignment in left-hand-side concatenation tree | commitdiff
2016-07-08 Clifford WolfMerge branch 'yosys-0.5-vtr' of https://github.com... tree | commitdiff
2016-06-21 Clifford WolfMerge pull request #181 from rubund/input_logic_allowed tree | commitdiff
2016-06-20 Ruben UndheimAllow defining input ports as "input logic" in SystemVe... tree | commitdiff
2016-06-19 Clifford WolfMerge branch 'sv_packages' of https://github.com/rubund... tree | commitdiff
2016-06-18 Ruben UndheimA few modifications after pull request comments tree | commitdiff
2016-06-18 Clifford WolfAdded "read_blif -sop" tree | commitdiff
2016-06-18 Ruben UndheimAdded support for SystemVerilog packages with localpara... tree | commitdiff
2016-06-17 Clifford WolfAdded $sop cell type and "abc -sop" tree | commitdiff
2016-05-27 Clifford WolfFixed procedural assignments to non-unique lvalues... tree | commitdiff
2016-05-27 Clifford WolfFixed access-after-delete bug in mem2reg code tree | commitdiff
2016-05-27 Clifford Wolffixed typos in error messages tree | commitdiff
2016-05-20 Clifford WolfMerge branch 'master' of https://github.com/Kmanfi... tree | commitdiff
2016-05-20 Clifford WolfSmall improvements in Verilog front-end docs tree | commitdiff
2016-05-08 Clifford WolfInclude <cmath> in yosys.h tree | commitdiff
2016-04-23 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys tree | commitdiff
2016-04-22 Clifford WolfAdded support for "active high" and "active low" latche... tree | commitdiff
2016-04-21 Clifford WolfAdded "yosys -D" feature tree | commitdiff
2016-04-21 Clifford WolfFixed handling of parameters and const functions in... tree | commitdiff
next