Fix CRG, revert to resetful sync domain
[gram.git] / gram / simulation / uartbridge.py
2020-06-26 Jean THOMASAdd DDRSoC simulation