Connect dramcore to SoC bus in ECPIX-5 example
[gram.git] / gram /
2020-06-08 Jean THOMASRename LiteDRAM to gram
2020-06-08 Jean THOMASUse CSRPrefixProxy for exposing CSR
2020-06-08 Jean THOMASAdd CSRPrefixProxy to gram.compat
2020-06-08 Jean THOMASFix bugs in ECP5DDRPHY instanciation
2020-06-08 Jean THOMASMigrate FIFO frontend from Migen to nMigen
2020-06-08 Jean THOMASRework DFI interface code
2020-06-08 Jean THOMASClean unused code
2020-06-08 Jean THOMASAdd copyright
2020-06-08 Jean THOMASRemove setaddr for submodule instanciation
2020-06-08 Jean THOMASFix multiple drive issue
2020-06-08 Jean THOMASAdd copyright
2020-06-05 Jean THOMASRemove bandwidth meter
2020-06-05 Jean THOMASFix direction in stream assignment
2020-06-05 Jean THOMASFix typo
2020-06-05 Jean THOMASRemove useless variable
2020-06-05 Jean THOMASFix signal drive error
2020-06-05 Jean THOMASFix multi-driven signals in refresher
2020-06-04 Jean THOMASBugfixing
2020-06-04 Jean THOMASCorrect nMigen transition bugs
2020-06-04 Jean THOMASMore nMigen conversion and fixes
2020-06-03 Jean THOMASInitial commit