projects
/
riscv-isa-sim.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Update README.md for freg info
[riscv-isa-sim.git]
/
hwacha
/
hwacha.cc
2015-03-16
Yunsup Lee
bugfix in raising accelerator interrupts
blob
|
commitdiff
|
raw
2015-03-13
Andrew Waterman
Update to new privileged spec
blob
|
commitdiff
|
raw
|
diff to current
2014-12-05
Andrew Waterman
zero-extend 32b instructions for vxcptaux
blob
|
commitdiff
|
raw
|
diff to current
2014-11-25
Andrew Waterman
Factor out the dummy RoCC accelerator
blob
|
commitdiff
|
raw
|
diff to current
2014-01-21
Quan Nguyen
Merge branch 'confprec'
blob
|
commitdiff
|
raw
|
diff to current
2013-11-30
Quan Nguyen
Add vsetprec instruction prototype
blob
|
commitdiff
|
raw
|
diff to current
2013-11-25
Quan Nguyen
Merge branch 'master' of github.com:ucb-bar/riscv-isa...
blob
|
commitdiff
|
raw
|
diff to current
2013-11-06
Yunsup Lee
correctly trap when SR_EA is disabled
blob
|
commitdiff
|
raw
|
diff to current
2013-11-05
Albert Ou
Merge branch 'master' of github.com:ucb-bar/riscv-isa...
blob
|
commitdiff
|
raw
|
diff to current
2013-10-29
Yunsup Lee
include stdexcept
blob
|
commitdiff
|
raw
|
diff to current
2013-10-19
Yunsup Lee
more hwacha supervisor stuff
blob
|
commitdiff
|
raw
|
diff to current
2013-10-19
Yunsup Lee
refactor disassembler, and add hwacha disassembler
blob
|
commitdiff
|
raw
|
diff to current
2013-10-18
Yunsup Lee
catch trap_illegal_instruction in hwacha
blob
|
commitdiff
|
raw
|
diff to current
2013-10-18
Yunsup Lee
add hwacha exception support
blob
|
commitdiff
|
raw
|
diff to current
2013-10-16
Yunsup Lee
use reset virtual method
blob
|
commitdiff
|
raw
|
diff to current
2013-10-16
Yunsup Lee
use uint32_t for vl
blob
|
commitdiff
|
raw
|
diff to current
2013-10-16
Yunsup Lee
revamp hwacha; now runs in physical mode
blob
|
commitdiff
|
raw
|
diff to current