projects
/
riscv-tests.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
bump env
[riscv-tests.git]
/
isa
/
rv32si
/ Makefrag
2016-07-22
Andrew Waterman
Move rv32mi dirty bit test to rv32si
commit
|
commitdiff
2016-03-15
Andrew Waterman
Merge branch 'priv-1.9'
commit
|
commitdiff
2016-03-10
Andrew Waterman
Add missing rv32mi/rv32si tests
commit
|
commitdiff
2016-03-03
Andrew Waterman
Some S-mode tests really only belong in M-mode
commit
|
commitdiff
2015-07-05
Andrew Waterman
New M-mode timers
commit
|
commitdiff
2015-04-04
Andrew Waterman
Run RV32 tests on spike with --isa=RV32
commit
|
commitdiff
2015-03-25
Yunsup Lee
split out S-mode tests and M-mode tests
commit
|
commitdiff
2015-03-13
Andrew Waterman
Update to new privileged spec
commit
|
commitdiff
2014-11-13
Yunsup Lee
remove zscale specific tests
commit
|
commitdiff
2014-11-13
Yunsup Lee
beef up rv32si tests
commit
|
commitdiff
2014-02-11
Adam Izraelevitz
Merge branch 'master' of github.com:ucb-bar/riscv-tests
commit
|
commitdiff
2014-02-01
Andrew Waterman
Add rv32si tests, including illegality of shamt[5]
commit
|
commitdiff