Merge pull request #52 from riscv/vcs_sim_cmd
[riscv-tests.git] / isa / rv64mi / csr.S
2015-03-25 Yunsup Leesplit out S-mode tests and M-mode tests