Recognize registers and set initial state for them in tb
[yosys.git] / kernel / fstdata.h
2022-03-16 Miodrag MilanovicRecognize registers and set initial state for them...
2022-03-14 Claire XenMerge pull request #3213 from antonblanchard/abc-typo
2022-03-07 Miodrag MilanovićMerge pull request #3210 from rqou/json-signed
2022-03-04 Miodrag MilanovićMerge pull request #3186 from nakengelhardt/smtbmc_sby_...
2022-03-04 Miodrag MilanovićMerge pull request #3206 from YosysHQ/micko/quote_remove
2022-03-04 Miodrag MilanovićMerge pull request #3207 from nakengelhardt/json_escape...
2022-03-04 Miodrag MilanovićMerge pull request #3219 from YosysHQ/micko/quick_vcd
2022-02-28 Miodrag MilanovicVCD reader support by using external tool
2022-02-22 Claire XenMerge pull request #3197 from YosysHQ/claire/smtbmcfix
2022-02-21 Miodrag MilanovićMerge pull request #3203 from YosysHQ/micko/sim_ff
2022-02-16 Miodrag MilanovicAdd support for various ff/latch cells simulation
2022-02-11 Miodrag MilanovićMerge pull request #3164 from zachjs/fix-ast-warn
2022-02-11 Claire XenMerge branch 'master' into clk2ff-better-names
2022-02-11 Claire XenMerge pull request #2019 from boqwxp/glift
2022-02-07 Miodrag MilanovićMerge pull request #3185 from YosysHQ/micko/co_sim
2022-01-31 Miodrag MilanovicDisplay simulation time data
2022-01-28 Miodrag Milanoviccleanup
2022-01-28 Miodrag MilanovicDo actual compare
2022-01-28 Miodrag MilanovicAdd more options and time handling
2022-01-26 Miodrag MilanovicFix tabs/spaces
2022-01-26 Miodrag MilanovicAdd fstdata helper class